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In 1925, Lilienfeld patented the basic principle of field effect transistor (FET). Thirty-
four years later, Kahng and Atalla invented the MOSFET. Since that time, it has become
the most widely used type of transistor in Integrated Circuits (ICs) and then the most
important device in the electronics industry. Progress in the field for at least the last
40 years has followed an exponential behavior in accordance with Moore’s Law. That
is, in order to achieve higher densities and performance at lower power consumption,
MOS devices have been scaled down. But this aggressive scaling down of the physical
dimensions of MOSFETs has required the introduction of a wide variety of innovative
factors to ensure that they could still be properly manufactured. Transistors have expe-
rienced an amazing journey in the last 10 years starting with strained channel CMOS
transistors at 90nm, carrying on the introduction of the high-k/metal-gate silicon CMOS
transistors at 45nm until the use of the multiple-gate transistor architectures at 22nm
and at recently achieved 14nm technology node. But, what technology will be able to
produce sub-10nm transistors?
Different novel materials and devices are being investigated. As an extension and en-
hancement to current MOSFETs some promising devices are n-type III-V and p-type
Germanium FETs, Nanowire and Tunnel FETs, Graphene FETs and Carbon Nanotube
FETs. Also, non-conventional FETs and other charge-based information carrier devices
and alternative information processing devices are being studied.
This thesis is focused on carbon nanotube technology as a possible option for sub-10nm
transistors. In recent years, carbon nanotubes (CNTs) have been attracting consider-
able attention in the field of nanotechnology. They are considered to be a promising
substitute for silicon channel because of their small size, unusual geometry (1D struc-
ture), and extraordinary electronic properties, including excellent carrier mobility and
quasi-ballistic transport. In the same way, carbon nanotube field-effect transistors (CN-
FETs) could be potential substitutes for MOSFETs. Ideal CNFETs (meaning all CNTs
in the transistor behave as semiconductors, have the same diameter and doping level,
and are aligned and well-positioned) are predicted to be 5x faster than silicon CMOS,
while consuming the same power. However, nowadays CNFETs are also affected by
manufacturing variability, and several significant challenges must be overcome before
these benefits can be achieved. Certain CNFET manufacturing imperfections, such as
CNT diameter and doping variations, mispositioned and misaligned CNTs, high metal-
CNT contact resistance, the presence of metallic CNTs (m-CNTs), and CNT density
variations, can affect CNFET performance and reliability and must be addressed.
The main objective of this thesis is to analyze the impact of the current manufacturing
challenges on multi-channel CNFET performance from the point of view of variability
and reliability and at different levels, device and circuit level. Assuming that CNFETs
are not ideal or non-homogeneous because of today CNFET manufacturing imperfec-
tions, we propose a methodology of analysis that based on a CNFET ideal compact
model is able to simulate heterogeneous or non-ideal CNFETs; that is, transistors with
different number of tubes that have different diameters, are not uniformly spaced, have
different source/drain doping levels, and, most importantly, are made up not only of
semiconducting CNTs but also metallic ones. This method will allow us to evaluate how
CNT-specific variations 1 affect CNFET device characteristics and parameters and CN-
FET digital circuit performance. Furthermore, we also derive a CNFET failure model
and propose an alternative technique based on fault-tolerant architectures to deal with
the presence of m-CNTs, one of the main causes of failure in CNFET circuits.
1CNT-specific variations are variations resulting from CNFET manufacturing imperfections. These
include CNT diameter, doping, alignment, CNT type variations (m-CNT or s-CNT), and CNT density
variations.
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Chapter 1
Introduction
The idea of a technology roadmap for semiconductors can be traced back to a paper
by Gordon Moore in 1965 [1], in which he stated that the number of devices that could
be incorporated per integrated circuit would increase exponentially over time. Since
1970, the number of components per chip has doubled every two years. This trend has
become known as Moore’s Law.
The down-scaling of the transistors has been the most important and effective way for
achieving higher chip densities and performance logic CMOS operation with low power
and then the principal driver for the semiconductor technology roadmap for more than
40 years. But since the Nanoage begun, where transistors’ dimensions are below the
100nm range, the dimensional scaling of CMOS is approaching a supposed fundamental
limit; as devices advance toward a few tens of nanometers “the conventional scaling”
of devices is not enough. This is driving interest in new technologies for heterogeneous
integration of multiple functions ( labeled as “More than Moore”), and new information
processing devices and architectures (also known as “Beyond CMOS”) [2].
This chapter reviews the evolution of the transistors in the last 10 years in Section 1.1
and the most relevant emerging research devices in Section 1.2, respectively. The outline
of the thesis is presented in Section 1.3.
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1.1 From Microelectronics to Nanoelectronics
Silicon-based ICs have experienced an extraordinary growth since the invention and
demonstration of the first bipolar transistor in 1947 [3], the first planar IC in 1961
[4], and the first MOSFET in 1964 [5]. From then on, the semiconductor industry has
invested billions and billions of dollars to improve their products, and its technological
progress is exemplified by leading edge products such as microprocessors containing
billions of transistors and operating at 1GHz or more.
This rapid technological progress has been possible thanks to the reduction of the tran-
sistor dimensions. With each new generation of technology, not only does the manu-
facturing process become more economical, but the individual transistors also become
smaller and faster, and require less power. This dimensional scaling of the devices has
allowed achieving higher and higher chip density and performance and they have been
doubled every two years as Gordon Moore predicted in 1965 in his Moore’s Law [1], as
illustrated in Figure 1.1.
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Figure 1.1: Transistor count of Intel’s processors and sizes of semiconductor manu-
facturing process nodes against dates of introduction. (Source: Intel Corporation)
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Whereas the first microprocessor (4004 delivered in 1971) had a complexity of 2.300
transistors with a minimum feature size of 10 µm, and a maximum clock speed of 1
MHz, today’s state-of-the-art microprocessors are made up of more than 1 billion of
transistors with a minimum featured size of 22 nm, which operate 50,000 times faster
than the early transistors. It is worth noting that Intel presented its first 14nm processor,
called Core M, in the last Computex computer trade show (June 4, 2014), but it will
not be commercialized until October-December of this year.
However, since the industry went into the current Nano Era in which the devices di-
mensions are smaller than 100nm, the performance enhancement of CMOS through the
device scaling such as shrinking the gate length and thinning the gate oxide has be-
come more and more difficult and challenging, because of several physical limitations
in miniaturization of MOSFETs. Thus, the introduction of new device technologies
and materials has been required. In the past decade, the semiconductor industry has
implemented several innovations to help continue to meet the Moore’s Law. As it is
shown in Figure 1.2, in 2003 the 90-nm technology node used strain engineering to
further increase the performance of silicon transistors, in 2007 high-k metal gate was
introduced in 45-nm technology node, multigate structures were used in 22nm and also
in the recent 14nm. At this point, different new devices for information processing and
memory, new technologies for heterogeneous integration of multiple functions, and new
paradigms for systems architecture are being investigated [6]- [9]. In the next section
the main emerging research logic devices will be reviewed.
2003             2005            2007           2009              2011             2014             2015             2017
 90 nm              65 nm             45 nm             32 nm               22 nm               14 nm               10nm                7nm
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Tri-Gate
Invented
SiGe
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SiGe
Strained Silicon
Invented
Gate-Last
High-k
Metal Gate
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? ?
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Tri-Gate
Figure 1.2: Intel technology roadmap. (Source: Intel Corporation)
Chapter 1. Introduction 4
1.2 Nanodevices
Several nanodevices are being investigated today as a possible replacement of Si-transistors
for both memory and logic. In this section we will focus on these emerging research logic
devices. The International Technology Roadmap for Semiconductors (ITRS) [2] classifies
these logic devices in three categories (Figure 1.3): 1) MOSFETs: Extending MOSFETs
to the end of the roadmap, 2) Charge based beyond CMOS: Non-Conventional FETs
and other Charge-based Information Carrier Devices, and 3) Alternative Information
Processing Devices. In the following subsections we present a review of the devices that
belong to group 1 because they are the most likely candidates for the next generation
of transistors.
Si FET NW FET
TFET n Ge p III-V
Graphene FET CNFET
SpinFET
Atomic switch NEMS
Mott FET Neg-Cg FET
Spin wave logic
Nanomagnetic logic
Excitonic FET BiSFET
STMG All spin logic
Conventional Novel
State variable
Structure
/materials
Figure 1.3: Taxonomy of options for emerging logic devices. (Source: ITRS 2013)
1.2.1 Alternative Channel MOSFETs
1.2.1.1 N-type III/V and Ge Channel Replacement Devices
Recently, there has been focused interest in the solid-state device community in research-
ing the use of non-silicon materials that have high-mobility charge carriers (Table 1.1),
to replace the current silicon-based transistor channel such as germanium and III-V
compounds.
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Table 1.1: Carrier mobility of Si, Ge and a few III-V compounds.
Semiconductor Electron mobility (cm2/V s) Hole mobility (cm2/V s)
Si 1,500 450
Ge 3,900 1,900
GaAs 8,500 400
InAs 33,000 460
InSb 80,000 1,250
InP 4,600 150
Use of III-V compound semiconductors as n-type channel replacement materials has
attracted great attention because of their extraordinary electron mobilities. In InGaAs
or InAs, the electron mobility is more than ten times higher than in silicon (10000
cm2V −1s−1 and 33000 cm2V −1s−1, respectively). In addition, Sb-based compound semi-
conductors show both high electron and high hole mobility, such as InSb that exhibits
electron mobility of 80000 cm2V −1s−1 and hole mobility of 1250 cm2V −1s−1. The out-
standing frequency response of III-V transistors is also frequently invoked. For example,
current-gain and power-gain cutoff frequencies of InGaAs-based high-electron-mobility
transistors (HEMTs) exceed 600 GHz and 1 THz, respectively [10]-[12]. There have
already been experimental demonstrations on PMOS transistors using III-V compounds
(GaAs, InGaAs, GaSb or InGaSb) and it has been also demonstrated that their hole
mobility can be improved by introducing strain [13]. However, the development of III-V
p-channel MOSFETs lags behind. At the moment, it does not seem that any III-V
PMOS transistor will have a performance advantage over a Ge device. Although III-V
compound semiconductor n-channel MOSFETs are considered viable candidates to ex-
tend CMOS to the end of the Roadmap, the high volume production of III-V devices
presents several challenges: 1) the need for high quality, 2) low EOT gate dielectrics, 3)
damage-free low resistivity junctions, and 4) hetero-integration on a VLSI compatible
silicon substrates.
Germanium has the highest p-type mobility of all of the known semiconductor materials.
Compared to Si, pure Ge offers 2x higher mobility for electrons (3900 cm2V −1s−1)
and 4x higher mobility for holes 1900 cm2V −1s−1. The operation of short-channel Ge
pFETs with gate lengths of less than 80nm have been reported, but functioning Ge
nFETs still needs to be demonstrated [13]. The actual electron mobility of n-type Ge
in MOSFETs is much worse than electron mobility of n-type Si FET applications. The
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key to enhancing the mobility is the improvement of Ge/dielectric interface quality.
Different techniques such as high-temperature oxidation, high pressure oxidation, and
ozone oxidation, of Ge have been proposed to enhance the Ge/oxide interface [15]-[17]
and as a result excellent electron mobility n-type Ge MOSFETs have been obtained
[18][19]. Another path for improving performance of Ge n-channel MOSFETs is the
optimization of the surface/directional crystal orientation. In addition to the electron
mobility issue, the n-type Ge devices faces other challenges: 1) EOT scaling, and 2)
development of lower-resistivity diffusion layers with lower-resistivity metal contacts.
Consequently, future CMOS technology is envisioned as co-integrating III-V compounds
(n-channel) and Ge (p-channel) on Si substrates as it is shown in Figure 1.4.
Figure 1.4: Combining III-V compounds (nMOS) and Ge (pMOS).
1.2.2 Nanowire/Tube MOSFETs
1.2.2.1 Nanowire Field-Effect Transistors (NWFETs)
A nanowire is a nanostructure that have a thickness or diameter constrained to tens
of nanometers or less and an unconstrained length. The nanowires may be composed
of a wide variety of materials, including silicon, germanium, different III-V compound
semiconductors, II-VI materials, as well as semiconducting oxides.
Nanowire field-effect transistors (NWFETs), gate-all-around or surround gate FETs
with a thin nanowire channel, have drawn much attention and have been considered
as promising candidates for continuous CMOS scaling since their nonplanar geometry
provides superior electrostatic control of the channel than the conventional planar struc-
tures. The increasing attention in nanowire research stems from several key factors: their
high-yield reproducible electronic properties, cost-effective bottom-up fabrication which
circumvents some fabrication challenges, higher carrier mobility by means of the reduc-
tion of scattering resulting from the crystalline structure, smooth surfaces and the ability
Chapter 1. Introduction 7
to produce radial and axial nanowire heterostructures, and better scalability resulting
from the fact that diameter of nanowires can be controlled down to well below 10 nm.
Different nanowire transistor structures have been studied, such as junctionless nanowire
transistors [20][21], multiple-gate nanowire transistors [22][23] and vertical multi-wire
gate-all-around transistor [24] (Figure 1.5). In addition, circuit and system functionality
of nanowire devices have been demonstrated, including ring oscillators [25][26], and
reconfigurable NWFETs [27] and programmable arrays of non-volatile nanowires that
allow to implement different logic gates and digital circuits [23][28].
At low diameters, these nanowires exhibit quantum confinement behavior, i.e, 1-D con-
duction, that may permit the reduction of short channel effects and other limitations to
the scaling of planar MOSFETs, but variations in nanowire dimensions due to fabrica-
tion imperfections can lead to perturbations in the carrier potential and scattering that
degrade the charge transport characteristics. Also, variations in nanowire diameters
may lead to a variation in FET threshold voltage. Then, reducing variability is a key
challenge in making nanowire FETs a viable technology [29].
Figure 1.5: Structure of a vertical nanowire (multi-tube) FET. (Source: A. Hellemans,
IEEE Spectrum [30])
1.2.2.2 Graphene Nanoribbon Field-Effect Transistors (GNRFETs)
Graphene, a single atomic layer of carbon atoms arranged into a two-dimensional (2D)
hexagonal lattice shows great potential for nanoelectronic devices. Graphene is of great
interest for electronic devices because of its extraordinary properties, including high
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carrier mobility for ballistic transport, high carrier velocity for fast switching, and excel-
lent thermal conductivity and mechanical stability. However, the intrinsic zero bandgap
(EG) makes it very difficult to achieve the high on/ off current ratio required from field-
effect transistors. Etching or patterning graphene into a few nanometer wide graphene
nanoribbon (GNR), a band-gap can be induced [31]-[34].
Graphene Nanoribbon is one of the promising materials for future non-classical devices
and nanoelectronic circuits because of its exceptional electronic properties such as the
large carrier mobility, the possibility of band gap engineering, and planar structure [35].
On one hand, GNR field-effect transistors (GNRFETs, Figure 1.6) can provide high
ION/IOFF current ratio by introducing non-zero band gap at the expense of reducing
the carrier mobility of graphene [36]. On the other hand, GNR FETs still have a
problem with low on/off current ratio in the case of wider graphene nanoribbon (high
mobility) with the channel length below 10nm [37] and in nanoribbon array devices [38]-
[39]. In addition, it is worth noting that due to the atomically thin and nanometer-wide
geometries of GNRs, variability and defects are projected to have a larger impact on
GNRFET circuit performance and reliability in comparison to the conventional silicon
devices [40]. Although the GNR material promises ultra-small, fast, and low-energy
FETs, two key effects of variability and defects - leakage and low noise margins - are
significant. So, more efforts are required to realize GNR transistors for CMOS.
An important application space for graphene may be radio frequency (RF) with discrete
elements and high linearity requirements. There have been many studies aiming at such
high-frequency applications [41]-[42].
Figure 1.6: Schematic of a GNRFET
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1.2.2.3 Carbon Nanotube Field-Effect Transistors (CNFETs)
A carbon nanotube (CNT) is a single (single-walled, SWNT) or multiple (multi-walled,
MWNT) graphene sheets rolled up to form a hollow cylinder. With diameters of the
order of a few nanometers and up to some millimeters in length, CNT is essentially a
nearly ideal one-dimensional object. CNTs are characterized by the chiral or roll-up
vector (n,m) that is the angle of the atom arrangement along the tube. The chirality
determines the kind of CNT, wether it is semiconducting (s-CNT) or metallic (m-CNT)
and the diameter (in the nanometer range) of the CNT.
Semiconducting SWNTs (s-CNTs) are considered as a promising replace for silicon due
to their small size and excellent carrier mobility and improved electrostatics that are
result of their 1D structure. The 1D carrier transport implies a reduced phase space for
scattering of the carriers and opens up the possibility of ballistic transport and conse-
quently lower power dissipation. Furthermore, the ultra-thin 1D structure can suppress
the short channel effect (SCE) in ultra-short channel devices in terms of electrostatics.
Hence, s-CNTs have been used to fabricate Field Effect Transistors.
Carbon nanotube field effect transistors (CNFETs), in which the channel material is
made up of one or more CNTs, could be potential substitutes for MOSFETs (Figure 1.7).
Exceptional I-V characteristics have been demonstrated in “ideal” CNFET technology
(meaning all CNTs in the transistor are semiconducting, have the same diameter and are
aligned and well-positioned) [43]. However, there are multiple challenges to achieving
this, including: 1) the ability to control de bandgap energy (control of chirality) that
results in a mixture of s-CNTs and m-CNTs and CNT diameter variations, 2) positioning
of CNTs in required locations and directions, 3) the achievement of uniform spacing
between CNTs and high CNT density, 4) controlling the CNT doping process, and 5)
formation of low resistance electrical contacts.
In the past years, significant advances have been made in fabricating and characterizing
CNFETs. CNFETs with sub-10 nm channel lengths have been demonstrated [44]. Such
devices exhibit an impressive subthreshold slope (SS) of 94 mV dec−1, current on/off ra-
tio of 104, and on-current density of 2.41 mA/µm, which outperform silicon FETs with
comparable channel length. Complementary gate-all-around FETs were fabricated [45].
CNT based ICs including basic logic and arithmetic circuits were demonstrated working
under a supply voltage low as 0.4 V [46]. Furthermore, high-performance single-walled
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carbon nanotube thin-film transistors were fabricated by single-pass inkjet printing of
SWCNTs [47]. The resulting devices exhibit excellent performance with mobility and
on/off current ratio exceeding 30 cm2V −1s−1 and 105, respectively, at low operating
voltages. In the last year Stanford’s group has developed a carbon nanotube mini com-
puter composed of 178 CNFETs, demonstrating the first time the feasibility of using
CNFETs and the related logic circuits to build an operating computer unit [48].
In addition, continuous progress has been achieved for the remaining challenges includ-
ing: 1) nearly perfectly linear (> 99.9%) aligned arrays of CNTs grown on quartz sub-
strates and CNFET circuits immune to such mispositioned CNTs; 2) multiple-growth
and multiple-transfer techniques to increase the CNT density; 3) Enhanced CNT growth
methods, sorting CNT techniques and m-CNT removal processes to improve the purity
of single chiral semiconducting nanotubes to ∼ 99%; 4) the use of low-work-function
metal contacts and ALD-based electrostatic doping to achieve functional n-type CN-
FETs; and 5) the use of graphitic carbon interfacial layers and the selection of a proper
work-function metal contact to achieve a low metal-to-CNT contact resistance.
Figure 1.7: Schematic of a multi-tube CNFET
1.3 Outline of the Thesis
This thesis aims at providing a complete variability and reliability analysis of CNFET
devices and circuits in the presence of CNFET manufacturing imperfections, giving
a realistic view of the challenges that CNT technology faces today and evaluating its
viability as a possible replacement for silicon devices. The organization of this work is as
follows. In chapter 2, the motivation for this thesis and the main objectives are presented.
Chapter 3 presents an overview of CNT transistors, showing the evolution of CNFET
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technology and its current challenges. In Chapter 4 a methodology for multi-channel
CNFET variability estimation is proposed. It is used to analyze the impact of CNFET
manufacturing imperfections on CNFET devices in Chapter 4 and on CNFET digital
circuits performance in Chapter 6. In Chapter 5, the reliability of CNFET devices in
the presence of m-CNTs and CNT density and count variations is discussed. A CNFET
device failure model is derived. In Chapter 6 a variability analysis of CNFET digital
circuits affected by CNT-specific variations is presented. In Chapter 7 an analysis about
how metallic CNTs affect CNFET circuits is presented and a fault-tolerant architecture
as a technique to improve their reliability is proposed. Finally, concluding remarks are
presented in Chapter 8.

Chapter 2
Thesis Motivation and Objectives
Since the semiconductor industry went into the sub-100nm era and as it moves forward
smaller and smaller devices, the use of conventional scaling (dimensional scaling) as a
method to enhance the CMOS performance will not be enough. In other words, the
dimensional scaling of CMOS is approaching a supposed fundamental limit and as we
have seen in the previous Chapter novel high mobility materials and technologies are
required to continue with the Moore’s Law. One possible and promising alternative
is the use of carbon nanotubes as a channel material in MOSFETs. But, as any new
technology, it still has several manufacturing issues that must be solved before.
The objective of this thesis is to evaluate the carbon nanotube technology as a possible
substitute of silicon devices, showing a realistic view of the main challenges that this
technology faces nowadays. Based on the most recent novel experimental results and
achievements in the field of CNT growth process and device/chip integration, the effect
that the main CNFET manufacturing imperfections or related CNT-specific variations
have on CNFET device characteristics and parameters and on CNFET-based circuits
performance and reliability is analyzed.
In order to present in a more detailed way the specific aims of this thesis, we list in the
following a set of fundamental questions that summarize the challenges of this work.
Some of them can be answered by analyzing the state of the art of CNT technology,
other questions are developed in different parts of this thesis.
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• Why carbon nanotube technology as a possible replacement of silicon
technology?
In the previous chapter we presented the main characteristics, achievements and
challenges of the most likely technologies that will be used in the next genera-
tions of transistors. We have chosen to investigate carbon nanotube technology
because CNTs are a completely different material to silicon with a totally different
structure (1D). Furthermore, they posses extraordinary electrical properties such
as ballistic transport and excellent carrier mobility, excellent electrostatics, and
good scalability. They are predicted to surpass the performance of MOSFETs. A
sub-10nm CNFET, which outperforms its competing Si devices by more than four
times in terms of normalized current density at low operating voltages of 0.5V was
experimentally demonstrated two years ago [44].
• Which is the current state of carbon nanotube technology? Which are
the main sources of variability/failure?
As any technology that is in development, CNFET fabrication process still have
some imperfections. We review the main CNFET manufacturing challenges of
carbon nanotube technology (and related-CNT-specific variations) and the most
novel approaches proposed to overcome them. We also analyze the relevance of
each source of variation from the point of view of CNFET variability and reliabil-
ity/yield (failure).
• How can we characterize, model and simulate these CNFET manufac-
turing imperfections?
Based on the last CNT growth process experimental results and using the CNFET
compact model of Stanford University (HSPICE model), we develop a realistic
CNFET variability script and a CNFET device failure model to simulate and
characterize carbon nanotube devices.
• How do these CNFET manufacturing imperfections affect CNFET cir-
cuits? How can the variations caused by CNFET manufacturing imper-
fections be alleviated?
We analyze the impact of CNFET imperfections on a CNFET inverter (chain),
and on a pair of cross-coupled CNFET inverters. We investigate the effect that
CNT-specific variations have on different important circuit parameters such as the
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noise margins, figure of merit of robustness, and delay, figure of merit of speed.
Moreover, different design styles are implemented and studied as a mechanism to
reduce the variability of CNFET circuits in the presence of CNT-specific variations.
We also discuss the effect that CNT-specific variations have on one of the most
critical module of a computing system such as the SRAM memory. We analyze the
variability of write delay and read delay of a CNFET 6T SRAM affected by CNT-
specific variations and compare them with the delay variability of a MOSFET 6T
SRAM cell affected by process variations.
• How do these CNFET imperfections jeopardize the reliability of CN-
FET circuits? How can the reliability/yield of CNFET circuits be en-
hanced?
We investigate which is the main cause of CNFET circuit failure as well as which
are the main techniques to deal with them. In this sense, we review the most recent
methodologies proposed to deal with CNFET circuit failures and we propose the
use of fault-tolerant architectures based on redundancy as a mechanism to improve
the reliability of CNFET circuits.

Chapter 3
Carbon Nanotube Technology
As CMOS technology is approaching to its presumed physical limits, nanoelectronic
technology communities are making huge efforts to develop new nanometer-sized in-
formation processing devices. Their research is focused on alternative high mobility
materials and structures, and novel devices. Different devices are being investigated and
developed as an extension and enhancement to conventional MOSFETs; these include,
III-V and Ge devices, Tunnel FETs, Nanowire FETs and Carbon Nanotube FETs.
In this chapter, a detailed overview of carbon nanotube technology is presented. The
concept and the main properties of carbon nanotubes are commented in Section 3.1. A
review of carbon nanotube state-of-the-art transistors is provided in Section 3.2. The
evolution and the last achievements in CNFETs, the types of CNFETs, the CNFET
models for circuit simulation as well as the main challenges that they face nowadays are
presented. A summary of the Chapter is presented in Section 3.3.
3.1 Carbon Nanotubes: Concept and Properties
Carbon Nanotubes (1D allotropes of carbon) are hollow cylinders composed by one
(single-walled, SWNTs) or more (multi-walled, MWNTs) concentric layers of carbon
atoms in a honeycomb lattice arrangement. Diameters of SWNTs and MWNTs are
typically 0.8 to 2nm and 5 to 20nm, respectively, although MWNT diameters can ex-
ceed 100nm. CNT lengths range from less than 100nm to several centimeters, thereby
bridging molecular and macroscopic scales.
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A SWNT is a graphene sheet that has been rolled up into cylinder (Figure 3.1(a)).
With diameters of the order of a few nanometers and up to some millimeters in length,
CNT is essentially a nearly ideal one-dimensional object. CNTs are characterized by
the chiral or roll-up vector that is the angle of the atom arrangement along the tube:
Ch = na1 +ma2 = (n,m), where m and n (wrapping indices) are integers and a1 and a2
are the unit vectors of the grapheme lattice as shown in Figure 3.1(b). The relationship
between n and m defines three categories of CNTs: 1) armchair (n=m and chiral angle
equal to 30 ◦), 2) zigzag (n=0 or m=0 and chiral angle equal to 0 ◦), and (iii) chiral
(n 6= m 6= 0 and chiral angle between 0 ◦ and 30 ◦). The chirality is also responsible for
the diameter and the behavior of the CNT. The diameter of a CNT can be obtained
as DCNT = (
√
3/a0)
√
(n2 +m2 + nm), where a0 = 0.142nm is the nearest-neighbor
carbon atom distance. Furthermore, a nanotube is metallic if n = m or n−m = 3i and
it is semiconducting if n−m 6= 3i, where i is an integer.
Metallic CNTs, particularly MWNTs, have been suggested as an interconnect material
because of their high thermal and mechanical stability, high thermal conductivity (as
high as 5800 W/mK) and large current-carrying capacity (current densities as high as
1010A/cm2)[49], [50]; whereas semiconducting CNTs, specially SWNTs, are considered
to be a promising substitute for silicon in field-effect transistors. The advantages of
s-CNTs over other conventional semiconductors are multifold:
1. Excellent carrier mobility: the carrier mobility of semiconducting nanotubes is
experimentally measured to be > 10, 000 cm2V −1s−1 at room temperature which
is higher than the state-of-the-art silicon transistors (10-1500 cm2V −1s−1) [51].
(a) (b)
Figure 3.1: (a) Schematic representation of the construction of a single-walled nan-
otube by rolling-up a graphene sheet. (b) The chiral angle and chirality (n,m) describe
all the types of nanotubes.
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2. Ballistic transport: the charge carriers in carbon nanotubes have long mean free
paths, on the order of a few hundred nanometers for acoustic phonon scattering
mechanism. As a result, scattering-free ballistic transport of carriers at low electric
fields can be achieved in carbon nanotubes at moderate channel lengths (e.g., sub-
100nm) [52].
3. Small size: their small diameters enable excellent electrostatics with efficient gate
control of the channel for highly miniaturized devices.
3.2 Carbon Nanotube Field-Effect Transistors (CNFETs)
3.2.1 Progress and Prospects of CNFETs
In a CNFET the role of the channel is played by one or more CNTs. The first carbon
nanotube transistor was fabricated in 1998 [53]. In this CNFET, an individual semicon-
ducting carbon nanotube bridged two platinum source and drain electrodes patterned on
the silicon substrate which was thermally coated by a thick silicon dioxide layer (Figure
3.2(a)). Since this first demonstration of a CNFET tremendous progress has been made
in improving the electrical characteristics of the transistor, as well as, its structure.
This first CNFET used a back-gate dielectric that consisted of a thick silicon dioxide
layer (300nm). This back gate structure presented several disadvantages. First, the
use of a conductive substrate as a back-gate electrode, usually with gate dielectric of a
considerable thickness, makes that high voltages are required to switch the device ON.
Second, all the devices are turned on simultaneously because the gate is shared by all
the devices on the substrate. And third, the exposure of the CNT to air also inevitably
results in a p-type characteristic [54]. This structure was improved by Bachthold et al.
[55]. They replaced the silicon dioxide dielectric by a thin native Al2O3 layer on top of a
patterned Al-gate and were able to low the gate voltage, to increase the transconductance
and to allow the integration of multiple CNFETs in the same chip (Figure 3.2(b)).
Furthermore, they succeeded to build different CNFET circuits that exhibited a range
of digital logic operations, such as an inverter, a logic NOR, a static random-access
memory cell, and a ring oscillator.
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(a) (b)
Figure 3.2: (a) First CNFET [53]. It consist of one semiconducting SWNT connected
to two metal electrodes. (b) CNFET based on a single CNT used to demonstrate logic
circuits [55].
A further step was done by the introduction of a top gate device [56], [57]. Top gate
CNFETs allow: 1) a reduction of the gate dielectric thickness, 2) a gate biasing at low
voltage, 3) individual addressability of devices, 4) high speed switching and 5) high
integration density. Additional progress was made by the creation of the first CMOS-
like device. Derycke et al. [54] proposed the first CMOS-like device by producing
n-type CNFETs by annealing in a vacuum and doping with potassium a section of
a nanotube. They built the first CMOS-like inverter. Chen et al. [58] proposed a
complete integrated logic circuit assembled with single CNTs. Since then, excellent
single-channel (one CNT) and multi channel (networks or arrays of CNTs) CNFETs have
been demonstrated and used for digital circuit implementation and integrated circuits
as we mentioned in the previous chapter (Section 1.2.2.3) [44]-[48]. One of the last
achievements is the experimental demonstration of the first CNT computer (Figure 3.3).
The mini-computing system is composed of 178 CNT FETs, with each FET comprising
about 10 to 200 nanotubes. Even though the fabrication is not optimized, they have
achieved 1 kHz operating computing unit to execute simple million instructions per
second (MIPS) instructions.
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Figure 3.3: First CNT computer [48]. (Source: Stanford University)
3.2.2 Types of CNFETs
The two main types of CNFETs are: 1) Schottky-barrier (SB) CNFET and 2) doped-
Source/Drain (S/D) CNFET or MOSFET-like CNFET.
SB-CNFETs (Figure 3.4(a)) are fabricated using direct contact of metal with the CNT
and consequently Schottky barriers are formed at nanotube-metal junction. They work
on the principle of direct tunneling through an Schottky barrier at the source-channel
junction, that is, the barrier width is modulated by the application of gate voltage. It is
worth noting that the presence of Schottky barriers severely limits the transconductance
of the nanotube transistors in the ON state and reduces the current. Furthermore, SB-
CNFETs exhibit strong ambipolar characteristics.
MOSFET-like CNFETs (Figure 3.4(b)) are composed of three regions. The region below
the gate is intrinsic in nature and the two ungated regions are heavily n-type or p-type
doped. They operate in a pure p- or n-type enhancement-mode or in a depletion-mode,
based on the principle of barrier height modulation when applying a gate potential. This
type of CNFETs are promising because: 1) they show unipolar characteristics unlike
SB-CNFETs; 2) the absence of SB reduces the OFF leakage current; 3) they are more
scalable compared to their SB counterparts; and 4) in ON-state, the source-to-channel
junction has a significantly higher ON current.
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Figure 3.4: (a) Schottky-barrier (SB) CNFET. (b) Doped-Source/Drain (S/D) CN-
FET or MOSFET-like CNFET.
3.2.3 CNFET Compact Model for Circuit Simulation
The development of new technology requires tools at all levels of abstraction. Modeling
tools for detailed calculations of the energy band diagrams and device current-voltage
characteristics [59] are essential first steps for device physics understanding. At the
same time, modeling tools at higher levels of abstraction are required for device design
space exploration and circuit design. As an example, for Si CMOS technology, industry-
standard tools such as PISCES [60] and SPICE [61] are essential for device design and
circuit simulation, respectively. Higher level abstraction tools are used to describe and
synthesize circuits at the system level.
Considerable effort has been put on modeling CNFETs [62]-[65]. There are generally two
approaches in modeling CNFETs: 1) the more numerically intensive non-equilibrium
Greens function (NEGF) approach and 2) a simpler modeling methodology based on
ballistic transport assumption. In our work we focus on the compact HSPICE model
for MOSFET-like CNFET device and circuit simulation developed by Stanford Univer-
sity [66]-[69] (a model based on ballistic transport assumption). Figure 3.5 shows the
complete CNFET device model. It is implemented hierarchically in three levels. De-
vice non-idealities are included hierarchically at each level. The first level denoted as
CNFET-L1, models the intrinsic behavior of MOSFET-like CNFET. It is the core of
the model and it is used to describe the portion of the SWNT under the metal gate,
which forms the CNFET channel region. This level assumes near ballistic-transport,
with acoustic and optical phonon scattering, and includes parasitic capacitances and
resistance. The second level, denoted as CNFET-L2, builds upon Level 1 by including
effects (e.g. parasitic capacitances and resistance) from the highly doped S/D carbon
nanotube regions. It also includes SB resistances from the S/D contacts to the S/D CNT
regions. The first two levels deal with only one CNT under the gate. The top level, de-
noted as CNFET-L3, models the interface between the CNFET device and the CNFET
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circuits. This level deals with multiple CTNs per device and includes the parasitic gate
capacitance and screening due to the adjacent CNTs.
(a) (b)
Figure 3.5: (a) Complete CNFET device model. (b)Three-dimensonal device struc-
ture of CNFET [68].
It should be noted that this model allows to simulate 1-tube CNFET as well as multi-
tube (array of CNTs) CNFET but all the CNTs must be semiconducting and have the
same diameter, doping level and spacing between them (pitch).
3.2.4 CNFET Manufacturing Challenges
For CNFET digital logic applications, multi-channel CNFETs are required because they
provide higher current densities than single-tube CNFETs. In addition to the commonly
known silicon CMOS process variations such as channel length, oxide thickness and
threshold voltage variations, CNFETs are also subject to CNT-specific variations [70]-
[71] (Figure 3.6). Whereas conventional process variations have a minor impact on
CNFET performance due to its inherent device structure and geometric properties [72],
CNT-specific variations can lead nor only significant circuit performance fluctuations,
but also complete failure of CNFETs. In this thesis we focus on CNT-specific variations
(Figure 3.6) that result from a still imperfect CNFET manufacturing process. The main
CNFET manufacturing challenges are:
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• The alignment and positioning of the CNTs during the CNT growth process: CNTs
grown on quartz substrates can yield nearly perfectly linear (> 99.9%) aligned ar-
rays of CNTs [73], but remains a non-negligible fraction of mispositioned CNTs
that can interfere with the logic functionality. Nevertheless, CNFET circuits im-
mune to such mispositioned CNTs have been developed [74].
• CNT diameter variations: Chirality is responsible for the CNT diameter. Since
the band-gap of CNTs is strongly dependent on diameter, accurate control of the
diameter is essential to the performance of CNFETs. Diameter variations cause
fluctuations in the CNFET’s threshold voltage and drive current. Typical CNT
growth techniques produce CNTs with diameters ranging from 0.5 to 3nm, but
the standard deviation of the CNT diameter can often be controlled within 10%
of the mean diameter [73].
• CNT density variations [75], [76]: These variations are due to the non-uniform
spacing between CNTs (non-uniform pitch) during CNT growth, resulting in vari-
ations in the number of CNTs in the transistor (also called CNT count). Not
only do they cause large variations in CNFET performance, but they also lead
to a significant probability of complete failure in cases where there are no CNTs
present in the CNFET (opens).
• Increased CNT density: The most common method for growing CNTs is chemical
vapor deposition (CVD). CNT arrays are grown on a quartz wafer. They are then
transferred onto a target substrate (e.g., a silicon wafer) for circuit fabrication.
The average CNT density obtained today with this technique is in the range of
1-10 CNTs/µm. Multiple-growth or multiple-transfer techniques [77], [78] can
increase the CNT density up to 45-55 CNTs/µm. However, that is still significantly
lower than the CNT density required for logic circuits, i.e., 250 CNTs/µm. This
notwithstanding, higher CNT densities (more than 500 CNTs/µm) can be obtained
using other techniques, as will be discussed later.
• The presence of metallic CNTs among semiconducting CNTs: Metallic CNTs
should not be used to make CNFETs because their high conductivity makes it
impossible to control the current with the gate, thereby causing source-to-drain
shorts in the CNFET. In a typical CNT synthesis process, 1/3 of CNTs are metallic
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and 2/3 are semiconducting. In order to reduce the proportion of m-CNTs, differ-
ent processing options can be used. One option is to grow predominantly s-CNTs.
Enhanced CNT growth methods can be used to achieve a percentage of s-CNTs
between 90% and 96% [79], [80]. Another alternative is to separate the m-CNTs
from the s-CNTs after the CNT growth to obtain mostly s-CNTs. In this regard, a
considerable reduction in the percentage of m-CNTs (to 1%-5% m-CNTs) has also
been achieved with CNT self-sorting techniques [81]. However, this improvement
in the percentage of m-CNTs is not enough for very-large-scale integration (VLSI)
digital circuits. For high-performance logic applications, which would require bil-
lions of transistors, the impurity concentration of m-CNTs would need to be less
than 0.0001%. A third processing option is thus to remove the m-CNTs after
the CNT growth. Existing techniques for m-CNT removal include single-device
electrical breakdown (SDB) [82], gas-phase and chemical-reaction-based removal
techniques [83], and VLSI-compatible metallic-CNT removal (VMR) [84]. SDB
removes ∼ 100% of m-CNTs, but it is not VLSI-compatible. Gas-phase chemical-
reaction-based removal techniques are highly compatible with VLSI semiconductor
processing, but m-CNT removal depends on CNT diameters, and a narrow CNT
diameter distribution is required. Finally, VMR is VLSI-compatible but can im-
pose area penalties. Furthermore, non of all these m-CNT removal techniques is
perfect; some m-CNTs still survive after m-CNT removal, while a non-negligible
fraction (typically, 10%-40%) of the s-CNTs can accidentally be eliminated during
the process. As a result, the number of CNTs in the transistor or CNT count de-
creases, thereby increasing the likelihood of failure (opens). A novel and promising
approach for m-CNT removal called thermocapillary-resist was recently presented
in [85]. This technique has been used to achieve the highly selective of m-CNTs
from the full length of an aligned array of CNTs on a chip without damaging the
s-CNTs. However, it must be improved before it can be used with very high CNT
densities. On the other hand, a technique called ACCNT have been proposed as a
solution to m-CNTs problem in CNFET circuits [86]-[87]. It uses asymmetrically
CNTs to achieve metallic-nanotube tolerance, but it still needs to be improved.
It should de noted that all of the above CNT imperfections are typical of the CVD
method. Another approach is to use solution-processed CNTs [88]. With this method,
the CNTs are first suspended in solution, and then separated, assembled, and deposited
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onto substrates for device fabrication. This process offers unique processing advantages
over the CVD method, including the capabilities of separating nanotubes by electronic
type (with s-CNT purity of over 99%) and depositing them onto various substrates
in the form of ultradensely aligned arrays at low temperature, and the preparation
of tube densities of more than 500 CNTs/µm using methods such as the Langmuir–
Schaefer technique [89]. However, long-channel CNFETs that use solution-processed
CNTs generally show inferior device performance due to the presence of a higher number
of structural defects induced during nanotube suspension and purification processes such
as misaligment defects.
Additional CNFET manufacturing challenges include:
• Controlling the CNT doping process: Digital circuits require n-type and p-type
CNFETs. High-performance p-type CNFETs have been developed using high-
work-function metal contacts, but the development of n-type CNFETs that are
stable in ambient air remains a challenge. However, recent studies have demon-
strated functional n-type CNFETs using low-work-function metal contacts [90]
and ALD-based electrostatic doping [91].
• Achieving low metal-to-CNT contact resistance: The lowest theoretically achiev-
able contact resistance is 6.5kΩ, the quantum limit. However, this resistance is
hard to achieve because of the poor wetting properties of metal to CNTs and
the presence of Schottky barriers between the CNT and the metal due to band
misalignment. Solutions include the use of graphitic carbon interfacial layers to
increase the contact area between the metal and the CNT [92] and the selection
of a proper work-function metal contact [93] to reduce the SB.
In this thesis we present a research about the impact of CNT-specific variations on
CNFET devices and circuits from the point of view of variability and reliability (failure).
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Figure 3.6: CNT-specific variations. (a) CNT alignment variations. (b) CNT diam-
eter variations. (c) CNT density variations. (d) CNT type variations. (e) CNT S/D
doping variations.
3.3 Summary
In this Chapter a complete overview of carbon nanotube technology was presented.
The main electronic properties of semiconducting CNTs that make them a promising
substitute for silicon are reviewed. They include: 1) excellent carrier mobility, 2) ballistic
transport and, 3) very small size.
The evolution of CNFETs and the last achievements in CNT technology are presented.
Excellent multi-channel CNFETs have already been shown and used for digital circuit
implementation and integrated circuits, as well as, the first CNT computer has been
experimentally demonstrated.
The main and most used CNFET model for device and circuit simulation is introduced.
It is a MOSFET-like CNFET compact model developed by Stanford University. It allows
to simulate 1-tube CNFET as well as multi-tube (array of CNTs) CNFET but all the
CNTs must be semiconducting and have the same diameter, doping level and spacing
between them (pitch).
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Finally, the main CNFET manufacturing imperfections/challenges that results in CNT-
specific variations are reviewed. These include: 1) CNT alignment and positioning, 2)
CNT diameter variations, 3) CNT density variations, 4) the need of an increased CNT
density, 5) presence of metallic CNTs, 6) CNT doping variations and, 7) low metal-to-
CNT contact resistance.
Chapter 4
Variability in CNFET Devices
Carbon Nanotube devices could be potential substitutes for MOSFETs. Experimen-
tally, it has been shown that carbon nanotube field-effect transistors with sub-10nm
channel length can provide the highest drive current density compared to other tech-
nologies such as Si nanowire and ETSOI [44]. CNFETs have also been shown to operate
at a low supply voltage of 0.4V [46]. But, as any technology that is still in progress of
manufacturing maturity, the CNFET manufacturing process has significant challenges
that must be solved. Multi-channel CNFETs are subject to imperfections-related to
CNT synthesis process and CNT device integration that results in CNT alignment,
CNT diameter, CNT density, CNT type (m- or s-CNT), and CNT doping variations
(CNT-specific variations). These variations may strongly affect not only the CNFET
performance, but also can be cause of CNFET failure jeopardizing its applicability.
In this chapter an analysis of the impact of the main CNT-specific variations on CNFET
characteristics presented. The organization of the chapter is as follows. In Section 4.1 the
CNFET nominal device used in this research and its main parameters (nominal values)
are shown. In Section 4.2 the relevance of each source of variability on drive current
and ON-OFF current ratio of a multi-channel CNFET is evaluated. A methodology
for analyzing the effect that CNFET manufacturing imperfections have on CNFET
performance (based on Monte Carlo simulations) and the simulation results are presented
in Section 4.3. In Section 4.4 a CNFET variability analysis is presented; the impact of
CNT-specific variations on key transistor parameters is evaluated. Conclusions and a
summary of the Chapter are presented in Section 4.5.
29
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4.1 Nominal CNFET Device
As we mentioned in Chapter 3, Section 3.2.3, in our work we use the CNFET compact
model developed by Stanford University because it is the most appropriate model for de-
vice and circuit simulation and it can be easily included in an electronic simulation tool
such as HSPICE [66]-[69]. It is a MOSFET-like CNFET that uses a top-gate structure
(Figure 4.1). It consists of N perfectly aligned and positioned semiconducting CNTs
whose section under the gate is intrinsic and whose source/drain extension regions are
n- or p-doped (p-type or n-type transistors). We will consider as nominal (without vari-
ability) a CNFET that is composed by 8 s-CNTs with a diameter of ∼1.5 nm (chirality
(19,0)) and an inter-CNT spacing or pitch of 4nm which translates to a density of 250
CNTs/µm. It is worth noting that the CNT-to-CNT charge screening effect is taken
into account in our nominal device; it is negligible for pitch > 20nm. This effect strongly
affects the gate capacitance and the drive current of the transistor and then the CNFET
performance [66], [67]. The length of the gate, source, and drain (Lch, Lss, Ldd) is 16
nm and the oxide thickness (Tox) is 4nm. We assumed ohmic metal contacts (as with
high CNT doping of ∼ 0.8% and similar metal and CNT work functions, ΦC=ΦM=4.5
eV, the SB resistance could be suppressed to a low value of < 1KΩ). These and other
parameters are shown in Table 4.1.
Figure 4.2 shows the output and transfer characteristics of a n-type CNFET obtained
using the CNFET HSPICE simulation model. The key nominal transistor parameters
are: ION = 66.18µA, ION/IOFF = 1×106 and VTH = 0.29V . The ON current (ION ) and
the ON-OFF current ratio (ION/IOFF ) were extracted from I-V characteristics. ION is
the current when VDS = VGS = 0.9V , and IOFF is the current when VDS = 0.9V and
VGS = 0V . The threshold voltage (VTH) was obtained using the well-known expression
[69]
VTH =
Eg
2q
=
√
3
3
aVpi
eDCNT
(4.1)
where a = 2.49A˚ is the carbon-to-carbon-atom distance, Vpi = 3.033eV is the carbon
pi− pi bond energy in the tight bonding model, e is the unit electron charge, and DCNT
is the CNT diameter.
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Note that this equation calculates the threshold voltage of the intrinsic channel (portion
of the CNT under the gate) and then it only depends on CNT diameter; it does not
take into account other CNFET geometrical parameters and effects such as electrostatic
doping that also may affect the VTH .
It should be pointed out that the Stanford CNFET model does not include variability
aspects. In other words, it can only be used to simulate transistors with one or more
semiconducting tubes with the same diameter, doping and homogeneous inter-CNT
spacing.
DRAIN GATE SOURCE
HfO2
SiO2
DRAIN
GATELch
Ldd
Lss
Wgate
Pitch
SOURCE
Figure 4.1: CNFET structure showing a front-view (left) and a top-view (right)
sections.
Table 4.1: Structural and electrical parameters for n-type CNFET
Parameters Value
Number of CNTs 8
Chirality (n,m) (19,0), s-CNT, diameter ∼ 1.5nm
Inter-CNT spacing (Pitch) 4 nm
CNT doping level 1% (∼ 0.66eV )
Oxide thickness (Tox) 4 nm
Dielectric constant of high-K gate oxide material (Kox) 12 (HfO2)
Dielectric constant of substrate material (Ksub) 4 (SiO2)
Gate/Source/Drain length (Lch, Lss, Ldd) 16 nm
Gate width (Wgate) 32 nm
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(a) (b)
Figure 4.2: (a)Output characteristic of a 8-tube n-type CNFET. (b) Transfer char-
acteristic of a 8-tube n-type CNFET.
4.2 Relevance of CNFET Variations
In this section we evaluate the contribution of each CNT-specific variation to multi-
channel CNFET parameters variability.
Previous publications have analyzed the impact of some of these CNT-specific variations
at device level. Some of them analyze CNFETs that contain a single CNT. In [72], the
impact of process/conventional variations such as channel length and oxide thickness
and CNT-specific variations (specially CNT diameter variations) are compared. They
conclude that CNFETs are less sensitive to conventional variations than to CNT-specific
variations because good electrostatic control and near-ballistic transport in CNFETs
can significantly minimize the impact of such conventional variation sources. It is also
suggested that single-tube CNFETs are strongly affected by diameter variations because
CNT diameter directly modulates the band gap of a CNT, and therefore modifies the
threshold voltage of transistor (see Equation 4.1). For example, if a CNT diameter
variation of σ/µ = 10% is considered, then the CNFET ON current (ION ) is predicted
to vary σ/µ ≈ 15% [72].
But, as we mentioned in Section 3.2.4, for logic circuit applications multi-channel CN-
FETs are required. They provide higher current than single-channel CNFETs and in
addition they are useful for reducing the impact of variations due to statistical averag-
ing effects. Previous publications have shown that statistical averaging can significantly
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alleviate the impact of CNT diameter variations and alignment variations [94]-[95]. For
example, if CNT diameter variation has σ/µ = 10% and a CNFET contains 100 CNTs,
then the CNFET ION only has σ/µ of less than 2%.
Most of these works assume a specific and known number of CNTs per CNFET, and
focus on discussing the impact of CNT diameter, doping and alignment fluctuations.
Zhang in his work also studied the impact of CNT count variations [96]. CNT count
is defined as the number of CNTs that completely bridge the source and the drain of
the transistor. Then, CNT count variations are those that affect the number of CNTs
in the transistor and can be caused by both: 1) grown CNT density variations, and
2) m-CNT-induced count variations that are due to the presence of m-CNTs and the
subsequently application of a m-CNT removal process.
Using the nominal CNFET device showed in the previous Section, we examine the indi-
vidual contribution of CNT-specific variations as well as conventional-related variations
(oxide thickness, Tox, and channel length, Lch) to ION and ION/IOFF variations. As
we mentioned, Stanford CNFET model is a uniform and homogeneous model. That is,
only allows the simulation of multi-channel CNFETs in which all CNTs are semicon-
ducting and perfectly aligned, have the same diameter, same pitch and identical S/D
doping level. We have gone one step further, and managed to simulate heterogeneous
CNFETs with statistical variability. For this purpose, we treat each CNT component as
an individual transistor, so a transistor composed by n CNTs can be split into n parallel
1-tube CNFET that will have different characteristics (Figure 4.3). In other words, the
current delivered by an n-tube CNFET is calculated as the sum of the currents of n
1-tube CNFETs. We use this approach to analyze the individual impact of the sources
of variation as well as in our complete variability analysis (Section 4.3).
Figures 4.4 and 4.5 compare the CNFET ION and ION/IOFF variations caused by CNT
doping, alignment (channel length), diameter and oxide thickness, density (pitch) and
m-CNT induced count variations, respectively. The probability distributions used in the
simulations are listed in Table 4.2. Note that alignment variations are treated as channel
length variations (possible crossing are not considered) and oxide thickness variations
that are caused by diameter variations are taken into account. In this analysis, m-CNT
induced count variations are those due to the application of an ideal m-CNT removal
process, in which all m-CNTs are removed whereas all s-CNTs keep intact. Furthermore,
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Figure 4.3: A 4-tubes CNFET whose CNTs have different diameters can be split into
4 parallel 1-tube CNFET for device simulation.
these variations have been analyzed for different m-CNT probabilities (pm): pm = 33%
(typical CNT growth methods), pm = 10%, pm = 5% and, pm = 1% (enhanced CNT
synthesis methods and self-sorting techniques). So, the greater the pm, the higher the
m-CNT induced count variation will be. As shown in Figures 4.4 and 4.5, CNT count
variations caused by CNT density and m-CNT induced count variations when pm = 33%
are the main sources of ION and ION/IOFF variability. Note that m-CNT induced
count variations can be significantly increase if a non-ideal m-CNT removal process is
considered, all m-CNT are removed but also some s-CNTs are accidentally eliminated.
Diameter, alignment and, doping have a minor impact because of statistical averaging.
Figure 4.4: Individual contribution of CNT-specific variations as well as conventional-
related variations to ION variations.
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Figure 4.5: Individual contribution of CNT-specific variations as well as conventional-
related variations to ION/IOFF variations.
Table 4.2: Probability distributions of CNT-specific variations used in Figures 4.4
and 4.5 and references
CNT-specific variations Distribution Ref.
S/D doping variations Normal: µdop = 1%, σdop = 0.1% [95]
CNT alignment variations Normal: µalign = 0 degree, σalign = 10% degrees [71]
(only 5% of CNTs are misaligned) [73]
CNT diameter variations Normal: µdia = 1.5nm, σdia = 0.1nm [73]
CNT density (Pitch) variations Chi2: µpitch = 4nm, σpitch = 2.83nm [75]
4.3 Procedure for Analyzing CNFET Manufacturing Vari-
ability
4.3.1 Monte Carlo Variability Evaluation Tool
Monte Carlo (MC) analysis is frequently used for calculating device variability [97]. The
CNFET compact model of Stanford University does not allow to simulate variability in
multi-channel CNFETs as we used to make in MOSFET models. So, a procedure using
MC, HSPICE and Matlab was developed in order to automate the variability analysis
process in CNFETs. It was used to analyze the variability of transistor characteristics
and parameters due to the following CNFET manufacturing imperfections: 1) variations
in CNT diameter and oxide thickness; 2) variations in CNT count due to CNT density
and m-CNT-induced variations; 3) variations in the percentage of m-CNTs present in the
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transistor; 4) variations in CNT doping; and 5) variations in CNT alignment (channel
length variations).
In addition, this CNFET variability estimation methodology is suitable for different m-
CNT removal scenarios: 1) no m-CNT removal; 2) non-ideal m-CNT removal processes
in which some s-CNTs are removed and all or nearly all m-CNTs are removed; and 3)
ideal m- CNT removal techniques that remove all m-CNTs but leave all s-CNTs intact.
The variability procedure works as follows (Figure 4.6). In the CNFET sample extraction
stage, the initial number of CNTs (N) in the transistor is obtained for given gate width
(Wgate) and pitch distribution (pitch). The proportion of m-CNTs and s-CNTs is then
established using a given probability that a CNT is metallic (pm) and for given diameter
(dia), alignment (align) and doping (dop) distributions (Table 4.2). In step 3, the final
number of CNTs is determined (n) for a given a probability of an m-CNT (pmR) or
s-CNT (psR) being removed. The pitch of the remaining CNTs is then recalculated.
Hence, the result of the CNFET sample extraction stage is a sample of n-tube CNFET,
with a mixture of m-CNTs and s-CNTs with different diameters, different S/D doping
levels, different orientation (different channel length), and different inter-CNT spacing.
P1 P2 P3 P4 P5
Wgate
P1+P2 P3
CNFET sample extraction
The number of CNTs per transistor is 
determined by the pitch distribution
m-CNT
P6 P1 P2 P3 P4 P5 P6
s-CNTedge
P5+P6P4
s-CNTmiddle m-CNT
The diameter, doping, and proportions 
of m-CNTs and s-CNTs are established
The m-CNT removal 
process is applied 
CNFET sample simulation
The Stanford  CNFET model was used for the IDS characteristic generation of each CNT component
s-CNTmiddle m-CNTs-CNTedgeIDS IDS IDS
VDS VDS VDS
s-CNT
Sample CNT variations 
for each CNFET 
Sample CNT variations 
for each CNFET 
IDS
VDS
Variability simulation
Parameters extraction
MATLAB plot of I-V 
curves and transistor 
parameters calculation
Results Analysis
Iterations
MC analysis
CNFET sample analysis
Summation of the N components for I-V curves generation and transistor parameters calculation
Figure 4.6: MC flow for CNFET device variability/reliability.
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In the CNFET sample simulation phase, the I-V characteristics of the n-tube CNFET
sample were obtained. This was done through the summation of the n IDS current
components (each CNT forming the CNFET) obtained with the Stanford CNFET model,
taking into account the charge screening effects and the tube’s position in the transistor
(edge or middle). Note that for CNFET with multiple parallel CNTs and an inter-CNT
pitch smaller than 20nm, the CNT-to-CNT screening affects both the gate-to-channel
electrostatic capacitance and the drive current. The current delivered by each m-CNT
was calculated based on equations presented in [67] and [68].
4.3.2 Simulation Results: Variability of Current Characteristics
Using the procedure described in the previous Section and the distributions shown in
Table 4.2, we performed 1000 MC simulations for a multi-channel CNFET and we con-
sidered the following three cases of m-CNT removal:
1. No m-CNT removal (pmR = psR = 0%).
2. Non-ideal m-CNT removal technique: all m-CNTs and some s-CNTs are removed
(pmR = 100% and psR = 10% − 40%) or just a small portion of the m-CNTs
survives (pmR = 99.99% and psR = 10%− 40%).
3. Ideal m-CNT removal technique (pmR = 100% and psR = 0%).
Moreover, for each m-CNT removal scenario, we considered four different m-CNT prob-
abilities: pm = 33% (typical CNT growth methods) and pm = 10%, pm = 5%, and
pm = 1% (enhanced CNT synthesis methods and self-sorting techniques).
The current characteristics (IDS−VDS and IDS−VGS) of a n-type CNFET for all three
m-CNT elimination scenarios and for the worst case of m-CNT probability (pm = 33%)
are shown in Figure 4.7 (the variability analysis for a p-type CNFET is equivalent). The
results of these simulations will be analyzed in the following Section, from the point of
view of device variability, and in Chapter 5, Section 5.3, from the point of view of device
reliability.
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Figure 4.7: I-V CNFET characteristics for an n-type CNFET and pm = 33% when
no m-CNT removal technique is used ((a) and (b)) and when ideal (pmR = 100% and
psR = 0%) and non-ideal m-CNT (pmR = 100% and psR = 40%) removal technique
is considered ((c) and (d) and (e) and (f), respectively). The curves for the 1000
simulated devices (black curves) are shown. The green line and blue line is shorts and
opens, respectively.
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4.4 Variability Analysis: Impact on CNFET Key Param-
eters
Based on the IDS −VGS current distributions obtained with the CNFET manufacturing
variability methodology presented in Section 4.3.2, and taking into account only the
functional transistors when an ideal m-CNT removal technique is applied (i.e., ignoring
opens), we calculated the mean (µ) and standard deviation (STD, σ) for several key
transistor parameters: ION , ION/IOFF and VTH (Table 4.3).
With regard to the behavior of µ and σ vs. pm, it can be seen that in the case of ION ,
the mean increases slightly as pm decreases, whereas the standard deviation decreases.
For ION/IOFF , both the mean and the STD decrease slightly as pm decreases. Finally,
VTH remains constant for all four pm as in this analysis we considered it to be affected
only by diameter variations. However, in terms of variability, the ION and ION/IOFF
parameters are highly affected by CNT-specific variations, yielding variability values
(3σ/µ) between 57.20% and 134.70% (pm = 33%) and 33.97% and 97.49% (pm = 1%),
respectively. Threshold voltage shows a more moderate fluctuation of about 11%. Note
that, as we mentioned in Section 4.1, this is the threshold voltage fluctuation of the
intrinsic channel (portion of the CNT that is under the gate) and it is only affected by
diameter variations.
Table 4.3: Mean and STD when ideal m-CNT removal technique is applied (only
functional transistors)
pm = 33% pm = 10% pm = 5% pm = 1%
µ σ µ σ µ σ µ σ
ION (µA) 55.49 10.58 60.02 7.92 61.18 7.61 61.74 6.99
ION/IOFF (×105) 12.65 5.68 9.64 3.58 9.35 3.41 8.77 2.85
VTH (V) 0.27 0.01 0.27 0.01 0.27 0.01 0.27 0.01
It should be pointed out that in the case considered (ideal m-CNT removal method,
pmR = 100%), it is possible to achieve a very high ION/IOFF in the order of 10
5-106.
However, the presence of m-CNTs severely degrades it. As shown in [98], the ION/IOFF
ratio of a CNFET composed of a mixture of s-CNTs and m-CNTs can be calculated as:
ION
IOFF
=
NsIs,on +NmIm
NsIs,off +NmIm
(4.2)
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where Ns and Nm are the number of s-CNTs and m-CNTs, respectively; Is,on and Is,off
are the ON and OFF currents of an s-CNT as defined in Section 4.1 above; and Im is
the current delivered by an m-CNT when VDS = 0.9V , and it is the same for both the
ON and OFF states.
When the CNFET circuit level is considered (for multiple transistors), the most adequate
parameter is the ratio of the mean values of ION and IOFF :
µ(ION )
µ(IOFF )
=
µ(Ns)µ(Is,on) + µ(Nm)µ(Im)
µ(Ns)µ(Is,off ) + µ(Nm)µ(Im)
(4.3)
where
µ(Ns)
µ(Nm)
=
ps(1− psR)
pm(1− pmR) (4.4)
when an m-CNT removal process is applied.
Using these equations and the mean of the ON and OFF currents obtained through the
1000 MC simulations, Fig. 4.8 illustrates how the presence of m-CNTs in the transistors
affects the average ION/IOFF ratio for the four pm probabilities assumed and for different
psR. It should be observed that the average ratio improves as pm and psR decrease and
pmR increases as expected. It should likewise be noted that this ratio remains almost
constant once pmR approaches 100%. Moreover, it is in the range of 10
5 − 106 (inset in
Fig. 4.8) and fluctuates slightly as the pm changes, as seen in Table 4.3.
Figure 4.8: Average ION/IOFF ratio vs. probability of m-CNT survival. (Inset)
Zoom when 1− pmR is between 10−7 and 10−10.
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4.5 Summary and Conclusions
Multi-channel CNFETs are subject to CNFET manufacturing imperfections that result
in CNT-specific variations that affect their parameters/characteristics and then their
performance. These CNT-specific variations include: 1) CNT alignment variations, 2)
CNT doping variations, 3) CNT diameter variations, 4) CNT density variations due to
a non-uniform inter-CNT spacing, and 5) CNT type variations that result in a mixture
of m-CNTs and s-CNTs leading to a possible decrease in the CNT count when a m-CNT
removal process is applied (m-CNT induced variations).
In this chapter a detailed variability analysis of CNFET devices in the presence of CNT-
specific variations was presented. Important results, conclusions and contributions are
summarized in the following.
In the first part of the Chapter, the contribution of each source of variation to ON current
(ION ) and current ratio (ION/IOFF ) variations of a multi-channel CNFET is analyzed.
For this purpose, we are able to simulate heterogenous CNFETs with statistical vari-
ability using an uniform an homogeneous model such as the CNFET compact model of
Stanford University. Furthermore, in our MC simulations not only CNT-specific varia-
tions are considered but also CNT-related conventional variations such as oxide thickness
and channel length fluctuations. Regarding the results, we demonstrate that CNT count
variations that are due to CNT density variations and m-CNT induced count variations
contribute most significantly to the overall ION and ION/IOFF variations.
In the second part, a methodology for multi-channel CNFET variability estimation is
presented for the first time. Based on MC, HSPICE and Matlab scripts, this variability
procedure is used to obtain the fluctuation of transistor characteristics (curves I-V) in the
presence of CNFET manufacturing imperfections (CNT-specific variations all together)
and under the consideration of different m-CNT removal scenarios. We analyze the
fluctuation of key transistor parameters (ION , ION/IOFF , and VTH) when an ideal m-
CNT removal process is considered. We show that ION and ION/IOFF parameters are
highly affected by CNT-specific variations, yielding variability values of 57.20% and
134.70% for the worst pm case (33%), respectively, whereas the VTH of the intrinsic
channel presents a more moderate fluctuation of about 11%. Finally, is is worth noting
that if all m-CNTs are removed, it is possible to achieve a very high ION/IOFF in the
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order of 105−106. However the presence of m-CNTs severely degrades it; if a very small
percentage of m-CNTs survives, just a 0.01% (1-pmR=10
−4), the ION/IOFF is reduced
by up to 3 orders on magnitude, from 106 to 103.
To conclude, CNFET manufacturing imperfections can result in significant CNFET
parameter variations and then in CNFET circuit performance variations. Therefore,
analyzing the impact of them at device level as well as at circuit level is very important:
1) to understand the current state of carbon nanotube technology, 2) to evaluate its
viability as possible technology for sub-10nm transistors and 3) to see how to enhance
CNFET circuits performance.
Chapter 5
Reliability of CNFET Devices
CNT-specific variations not only affect the CNFET parameters (transistor variability)
as we have demonstrated in the previous Chapter, but also can be cause of CNFET
failure. The catastrophic failures in CNFET devices and circuits are due to the presence
of open and short defects. An open defect may occur when there is no CNT bridging the
source and the drain of the transistor. It can be caused by both CNT density variations
and m-CNT-induced count variations because of the application of an m-CNT removal
process (CNT count variations) [96]. Whereas, a short defect may occur when there are
one or more metallic CNTs in the transistor.
In this chapter an analysis of the impact of CNT count variations and the presence of
m-CNTs on CNFET device (from the point of view of reliability/yield) is presented.
The organization of the chapter is as follows. In Section 5.1 the causes of failure in
CNFETs and the main works related to the functional yield of CNFETs are reviewed. In
Section 5.2 our CNFET failure model is derived and applied to different m-CNT removal
scenarios and m-CNT probabilities. In Section 5.3 a CNFET reliability analysis based
on MC simulations is discussed. Finally, in Section 5.4, our results are summarized and
concluding remarks are made.
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5.1 Causes of Failure in CNFETs: Analytical Models
As we mentioned in the previous Chapter, CNT-specific variations cause fluctuations in
the drive currents of CNFETs, which lead to circuit characteristics variations and/or
logic failures. CNT count variations and the presence of undesirable metallic CNTs are
cause of CNFET failure.
CNT count variations are caused by both CNT density variations that are due to the non-
uniform spacing between CNTs during CNT growth process and m-CNT-induced count
variations because of the presence of m-CNTs in the transistor and the subsequently
application of an m-CNT removal process. CNT count is defined as the number of
CNTs that completely bridge the source and drain of the CNFET. Then, a “CNT-count
failure” appears when there is no CNT, or no continuous CNT, in the active region
(channel) of a CNFET. This failure can be abstracted as an open defect, resulting in an
stuck-off fault. On the contrary, the presence of one or more m-CNTs in the CNFET
creates source-drain short defects, resulting in an stuck-on fault.
Many publications have presented analytical models to evaluate the impact of CNT den-
sity variations, CNT count variations or of m-CNTs on multi-channel CNFET devices
and circuits. Compact models for probability of failure in CNFETs that includes CNT
density variations and metallic CNTs were presented in [99] and [100]. Both models
are able to calculate the probability of a “void CNFET” (open) due to CNT density
fluctuations and short defects due to the presence of one or more m-CNTs in the CN-
FET. No m-CNT removal process is considered in these works. In [75], a probabilistic
framework for modeling the CNT count distribution in a CNFET of a given width was
developed. It is used to estimate the CNT count yield (CNT count failure) due to CNT
count variations. Moreover, this model is only valid when all m-CNTs are removed and
then takes only open defects into account. It is worth noting that all these models are
gate width (Wgate) dependent.
Figures 5.1 and 5.2 show the CNT count distribution and the probability of failure of
a CNFET using the models developed in [99] and [75], respectively. Note that both
CNT count distributions depend on the Wgate and the CNT density distribution (CNT
pitch distribution) and could be approximated to a Gaussian distribution as it was
demonstrated in [75].
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Figure 5.1: (a) Assumed CNT count distribution (binomial distribution) for a
Wgate = 32nm and an average number of CNTs of N¯ = 8 (µpitch = 4nm). (b) Proba-
bility of failure (pf ), probability of open (po) and probability of short (ps) in function
of average CNTs for pm = 33% and pm = 1%. These both graphs have been obtained
using the model presented in [99].
(a)
Average CNTs (N)
(b)
Figure 5.2: (a) CNT count distribution for a Wgate = 32nm and using the distribution
for CNT density variations shown in Table 4.2. (b) Probability of failure (probability
of open) in function of average CNTs for pm = 33% and pm = 1% and psR = 40% and
psR = 10%. This graph has been obtained using the model presented in [75].
In Figure 5.1(b) the probability of failure (pf ) is the sum of the probability of open
(or probability of “void CNFET”, po) and the probability of short (ps): pf = po +
ps. They, po and ps, exhibit opposite behaviors with respect to a change in CNT
count; that is, po decreases whereas ps increases as N¯ increases. Observe that in pf
for small number of CNTs, the probability of open defect is the dominant component,
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and for a large number of CNTs, the probability of short defect is the dominant one.
Furthermore, the probability of open is the same for both m-CNT probability (pm) values
considered because it only depends on CNT density variations (no m-CNT removal) but
the probability of short increases as pm increases (red curves), as expected. In Figure
5.2(b) the probability of failure is the probability of open due to CNT density variations
and to the application of an imperfect m-CNT removal process in which all m-CNT
and some s-CNTs are removed (pmR = 100% and psR = 10− 40%). So pf decreases as
the average number of CNTs increases; or in other words the wider the gate width, the
smaller the probability of failure is.
5.2 Derivation of a CNFET Failure Model
As we mentioned in Section 5.1, CNFET failure models presented in previous works
include: 1) open and short defects due to CNT density variations and the presence of m-
CNTs in the transistor, respectively [99] or 2) only open defects because of CNTs count
variations that are caused by density fluctuations and the subsequently application of an
imperfect m-CNT removal process in which all m-CNTs and some s-CNTs are removed
[75].
As an enhancement/extension of these two previous CNFET failure models, a CNFET
failure model that includes both short and open defects is derived and presented in
this Section. This model is good for all three m-CNT removal scenarios considered and
showed in Section 4.3.2.
Let us consider that a CNT has a probability of being metallic pm and of being semi-
conducting ps = 1− pm. For an N-tube CNFET, the transistor manifests a short failure
when there are one or more m-CNTs. In other words, the device is “not short” only
when all the CNTs are semiconducting. We can derive the probability of a transistor’s
being short (pshortNtubes) from the probability of all CNTs being semiconducting [99]
pshortNtubes = 1− pNs = 1− (1− pm)N (5.1)
where N is the number of CNTs that forms the transistor.
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Let us further consider that the probability of removal during the m-CNT removal
process is psR for s-CNTs and pmR for m-CNTs. So, if a m-CNT removal process is
applied,
pshortNtubes = 1− (1− pm(1− pmR))N (5.2)
In contrast, an open occurs when all the CNTs are later removed. Based on [75], the
probability of an open for an N-tube CNFET can be calculated as
popenNtubes = (pmpmR + pspsR)
N (5.3)
Equations 5.2 and 5.3 do not take into account CNT density variations. That is, they
assume uniform CNT density. If CNT density variations are considered and based on
[99], these two last equations can be rewritten as
pshortNtubes =
2N¯∑
k=1
[(1− (1− pm(1− pmR))k)fCNT (k)] (5.4)
popenNtubes =
2N¯∑
k=0
[(pmpmR + pspsR)
kfCNT (k)] (5.5)
where N¯ is the average (or expected) number of CNTs in the CNFET for a given Wgate
and fCNT (k) is the CNT count probability density distribution or in other words, the
probability of having k CNTs under the CNFET gate. It has been taken from [99] and
it is given by
fCNT (k) =
(2N¯)!
k!(2N¯ − k)! (0.5)
2N¯ (5.6)
Therefore, the overall probability of failure of a single N-tube CNFET is given by
pf = pshortNtubes + popenNtubes (5.7)
Note that 5.7 includes both open and short defects in the presence of CNT-count varia-
tions (CNT density variations + m-CNT-induced count variations) and then it is good
for both an ideal or non-ideal m-CNT removal processes.
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When no m-CNT removal process is applied, the overall probability of a single failure
of a N-tube CNFET is
pfwithout−removal = pshortNtubes + fCNT (0) (5.8)
where fCNT (0) is the probability of open due to CNT density variations (also called
probability of “void CNFET”).
Using Equations 5.7 and 5.8, Figure 5.3 shows the probability of CNFET failure (pf )
versus the average number of CNTs in the channel (N¯) for the three m-CNT removal
cases shown in Chapter 4, Section 4.3.2 and for different pm.
When m-CNTs are not eliminated (Figure 5.3(a)), the probability of failure is the sum
of the probability of a short and the probability of open (“void CNFET”) and then
it behaves similar to Figure 5.1(b), declining sharply at the outset, before gradually
rising back up. At first the probability of an open is the dominant component, but, as
the average number of CNTs increases, the probability of a short becomes dominant.
Furthermore, it is worth noting that there is an optimum average number of CNTs that
minimize the probability of failure. In this particular case the minimum probability
of failure (pfmin) is 4 · 10−2 (for pm = 1%) and 54 · 10−2 ( for pm = 33%), which
occurs at optimum point of N¯ = 4 and N¯ = 1 respectively. These values are certainly
unacceptable for any VLSI design application today because it means a circuit yield
near to 0%. So, m-CNTs must be removed.
In the case of an ideal m-CNT removal process (pmR = 100% and psR = 0%), the pf
is the probability of an open. As shown in Figure 5.3(b), it is much lower than in the
previous case and it decreases as N¯ becomes bigger. Therefore, in this case upsizing
CNFETs is an effective but expensive way to reduce pf .
When a non-ideal m-CNT removal technique is applied, two different behaviors can be
observed. If we consider that all m-CNTs and some s-CNTs are removed (pmR = 100%
and psR = 10%− 40%), pf is once again the probability of an open, as shown in Figure
5.3(c). This is similar to Figure 5.3(b), but presents higher values. In contrast, if a
small portion of the m-CNTs survives (pmR = 99.99% and psR = 10% − 40%), the
probability of CNFET failure is the sum of popen and pshort (Figure 5.3(d). It behaves
similar to Figure 5.3(a) but shows smaller pf values. It should moreover be noted that
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the probabilities of failure are different for a single pm for the two psR considered when
N¯ is small, but that they become identical as of a given value of N¯ . Finally, it is worth
noting that there is again a minimum probability of failure for each case considered but
it is still too high for VLSI systems (e.g. pfmin=10
−5 for pm = 1% and psR = 10%).
(a) (b)
(c) (d)
Figure 5.3: Probability of CNFET failure vs. average CNTs: (a) when no m-CNTs are
removed; (b) when an ideal m-CNT removal process is considered; and (c) and (d) when
a non-ideal m-CNT removal process is applied for pmR = 100% and pmR = 99.99%,
respectively.
As we mentioned, the probabilities of failure shown in Equations 5.7 and 5.8 are for
a single multi-channel CNFET, but it is also interesting to evaluate the probability of
failure at circuit level. For this purpose, we consider a chip of M transistors. If we
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assume that they are independent of each other (uncorrelated devices), the circuit-level
probability of failure is
Pfuncorrelated = 1−
M∏
i=1
(1− pfi) (5.9)
where pfi is the probability of failure of a single N-tube CNFET shown in Equation 5.7
(or in Equation 5.8).
However, correlation between CNFETs can be used a technique to reduce the CNFET
circuit’s probability of failure and then to improve their yield [101]. If a correlated
design is used, in which CNFETs are distributed in C columns and R rows [101]; and it
is assumed that the CNFETs in the same column are perfectly correlated (CNFETs that
share CNTs), whereas the CNFETs taken from different columns do not share common
CNTs and are therefore independent with each other, the circuit-level probability of
failure can be rewritten as
Pfcorrelated = 1−
C∏
i=1
(1− pfi) (5.10)
where C is the number of columns, and can be calculated as C=M/R.
5.3 Analysis of the Probability of CNFET Failure: Simu-
lation Results
Using the MC procedure shown in Figure 4.6, Section 4.3.1, a CNFET device reliabil-
ity analysis has been made. For this purpose, 10000 MC simulations (10000 CNFET
samples ) are run. The average number of CNTs/CNFET is N¯=8. The percentage of
non-functional (CNFETs that have short and open defects) and functional transistors
(CNFETs free of defects) can be observed in Tables 5.1, 5.2, 5.3, and 5.4.
If m-CNT are not removed (Table 5.1), only shorts are observed. Note that opens could
be also appear if N¯ is smaller. Obviously, the percentage of non-functional transistors
increases as pm increases, being of 93.9% for pm = 33%. Shorts are also illustrated in
Figure 4.7(b). The black curves representing a very high IOFF (∼ 10−6A) are shorts
when one or more CNTs are metallic, whereas the green line is a short when all CNTs
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are metallic. They are called Drain Source Soft Short (DSSS) and Drain Source Hard
Short (DSHS), respectively.
When an ideal m-CNT removal technique is considered, 100% of transistors are func-
tional except for pm = 33% in which a very low percentage of CNFETs present an open
failure (0.1 %, Table 5.2). These opens can also be observed in Figure 4.7(d), blue lines.
As we pointed out before, shorts can not occur because all m-CNTs are eliminated, only
s-CNTs survive.
Table 5.1: Percentage of functional and non-functional transistors when no m-CNT
removal process is applied (10000 CNFET samples, N¯=8)
No m-CNT removal
Non-functional CNFETs Functional CNFETs
Shorts Opens
pm = 33% 93.9 % 0 % 6.1 %
pm = 10% 55.2 % 0 % 44.8 %
pm = 5% 32.1 % 0 % 67.9 %
pm = 1% 8.0 % 0 % 92.0 %
Table 5.2: Percentage of functional and non-functional transistors when an ideal m-
CNT removal process is applied (10000 CNFET samples, N¯=8)
Ideal m-CNT removal
Non-functional CNFETs Functional CNFETs
Shorts Opens
pm = 33% 0 % 0.1 % 99.9 %
pm = 10% 0 % 0 % 100 %
pm = 5% 0 % 0 % 100 %
pm = 1% 0 % 0 % 100 %
If non-ideal m-CNT removal method is applied, more than 96% of CNFETs are func-
tional for both pmR cases considered (Tables 5.3 and 5.4). And again, the higher the
psR and pm, the greater the percentage of failures. When pmR = 100% only a small
percentage of opens appears being the worst case 3.2% of failures. With a probability
of a m-CNT is removed very close to 100% (pmR = 99.99%) a very small percentage
of shorts can be observed in some cases (Table 5.4). These results seem to be quite
good, however using our failure probability model and for an CNT average of 8, the
total failure probability of a CNFET is in order of 10−4 for the best case of pm (Figure
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5.3(d)). This is a high failure probability if we think that VLSI integrated circuits have
billions of transistors.
Table 5.3: Percentage of functional and non-functional transistors when a non-ideal
m-CNT removal process is applied (pmR = 100%, 10000 CNFET samples, N¯=8)
Non-ideal m-CNT removal (pmR = 100%)
Non-functional CNFETs Functional
Shorts Opens CNFETs
pm = 33% psR = 40% 0 % 3.2 % 96.8 %
psR = 10% 0 % 0.4 % 99.6 %
pm = 10% psR = 40% 0 % 0.8 % 99.2 %
psR = 10% 0 % 0.05 % 99.95 %
pm = 5% psR = 40% 0 % 0.5 % 99.5 %
psR = 10% 0 % 0.01 % 99.99 %
pm = 1% psR = 40% 0 % 0.5 % 99.5 %
psR = 10% 0 % 0 % 100 %
Table 5.4: Percentage of functional and non-functional transistors when a non-ideal
m-CNT removal process is applied (pmR = 99.99%, 10000 CNFET samples, N=8)
Non-ideal m-CNT removal (pmR = 99.99%)
Non-functional CNFETs Functional
Shorts Opens CNFETs
pm = 33% psR = 40% 0.03 % 3.0 % 97 %
psR = 10% 0.04 % 0.3 % 99.7 %
pm = 10% psR = 40% 0.02 % 0.8 % 99.2 %
psR = 10% 0 % 0 % 100 %
pm = 5% psR = 40% 0 % 0.4 % 99.6 %
psR = 10% 0 % 0 % 100 %
pm = 1% psR = 40% 0 % 0.4 % 99.6 %
psR = 10% 0 % 0 % 100 %
5.4 Summary and Conclusions
In this chapter a complete reliability analysis of CNFET devices in the presence of
CNT-specific variations was presented.
The causes of failure in CNFET devices and circuits are: 1) CNT density variations
that are due to the non-uniform spacing between CNTs during the CNT synthesis, 2)
CNT count variations that are caused by CNT density variations and by the elimina-
tion of some CNTs when a m-CNT removal process is applied (m-CNT induced count
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variations), and 3) the presence of m-CNTs in the transistor. The first two may produce
open defects, when there is no CNT bridging the source and the drain of the CNFET,
whereas the latter may cause short defects when there are one or more metallic CNTs
in the transistor, resulting in stuck-off and stuck-on faults, respectively.
In first place, we review the most recent CNFET failure models. Some of them include
both open and short defects due to CNT density variations and the presence of m-
CNTs; that is, no m-CNT removal process is considered. In other failure model, only
open defects due to CNT count variations are taken into account; that is, an imperfect
removal process in which all m-CNTs and also some s-CNTs are removed is considered.
Based on these analytical models for CNFET failure, we derive a CNFET failure model
that includes both open and short defects that are caused by CNT count variations
(CNT density variations + m-CNT induced count variations) and the presence of m-
CNTs and is acceptable for no m-CNTs removal as well as an ideal or non-ideal m-CNT
removal is assumed.
Using this model we show that metallic CNTs must be eliminated because they result
in short defects. In 1-tube CNFETs, there is a 1% probability of short with just a
1% probability of m-CNT (pm = 1%); this probability grows higher in multi-channel
CNFETs, reaching a value of ∼ 100% when pm = 33% and the average number of CNTs
(N) exceeds 13. Different m-CNT removal techniques are used to reduce the probability
of a CNFET short, but their use increases the variations in CNT count; in other words,
by reducing the average number of CNTs in the transistor, they increase the probability
of an open defect. If a non-ideal m-CNT removal process is used, in which some s-CNTs
are eliminated and a small percentage of m-CNTs survives (pmR = 99.99%); there is a
unique optimum average number of CNTs. It should be noted that for the best case
considered (pm = 1%, pmR = 99.99%, and psR = 10%), the minimum probability of
CNFET failure was in the order of 10−4, which is very high for VLSI systems that
are composed of billions of transistors. If an ideal m-CNT removal process could be
achieved, in which all m-CNTs were removed whereas all s-CNTs kept intact, between
16 (pm = 1%) and 26 CNTs (pm = 33%) would be required to ensure a pf = 10
−10 and,
thus, a yield of ∼ 100%. This average number of CNTs could be reduced if a uniform
CNT density could be obtained; in that case, only between 5 and 20 CNTs would be
needed to reach such pf .
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In second place, using the MC procedure presented in the previous chapter (Section
4.3.1), we obtain the percentage of functional and non-functional transistors (CNFETs
with short defects or open defects) for all three m-CNT removal scenarios and for the dif-
ferent pm. If m-CNTs are not removed, only short defects are observed. The percentage
of short defects decreases as pm decreases, being of 8% for pm = 1%, that is similar to
the pf showed using our CNFET failure model (for N=8 and pm = 1%, the pf = 7.7%).
If an ideal m-CT removal is considered, only open defects appear when pm = 33% (0.1%
of non-functional transistors). Finally, if the m-CNT removal process is non-ideal, in
which all (pmR = 100%) or almost all (pmR = 99.99%) m-CNTs are eliminated, more
than 96% of CNFETs are functional. These results seem to be acceptable, however if
only a 0.01% of m-CNTs survives to the m-CNT removal process, the pf is ∼ 10−4 for
a CNT average of N¯ = 8, pm = 1% and psR = 10% that is unacceptable for VLSI sys-
tems, as we mentioned. Note, that these percentages of functional and non-functional
transistors are for the case that all CNFETs are independent or uncorrelated. But, the
percentage of functional CNFETs can be improved considering correlation between CN-
FETs. In other words, correlation between the CNFETs that form a chip can be used
as a technique to reduce the CNFET circuit’s probability of failure and then enhance
its yield.
To conclude, it is worth noting that m-CNTs are the major “problem” in CNFET man-
ufacturing from the point of view of reliability because they result in higher probability
of device failure (probability of short) than CNT density variations (probability of open)
and they are not only cause short defects but also may be cause of open defects when
they are removed. So, the following efforts need to be made in CNFET technology to
improve its yield: 1) to enhance CNT synthesis techniques to reach a 100% of s-CNTs
with uniform CNT density, 2) to improve m-CNT removal techniques to eliminate all
m-CNTs and no s-CNTs, 3) to optimize circuit design techniques and to develop de-
fect and fault tolerant techniques for CNFET circuits in order to deal with the possible
presence of a small percentage of m-CNTs.
Chapter 6
Variability in CNFET Circuits
CNFET-based digital systems fabricated with perfect CNT synthesis are predicted to
be 5x faster than silicon CMOS while consuming the same power at 16nm technology
node; or in other words, they can potentially provide more than an order of magnitude
benefit in Energy-Delay Product (EDP) over silicon CMOS at highly-scaled technology
nodes [43], [102]. But, CNT-specific variations cause fluctuations in the drive current
of multi-channel CNFET and affect its gate capacitance, which lead to delay and noise
margin variations in CNFET logic gates degrading their performance and robustness.
In this chapter the circuit level performance of CNFET technology in the presence of
CNT manufacturing imperfections is evaluated. The impact of CNT-specific variations
on CNFET digital circuits is investigated by induced threshold voltage fluctuations. The
chapter is organized as follows. In Section 6.1, the impact of such VTH variations on a
CNFET inverter (chain) and on a pair of cross-coupled CNFET inverters is analyzed.
A procedure to translate the CNT-specific variations to equivalent VTH variations is
presented. The variability of some important metrics of logic circuits that includes
the delay, figure of merit of logic speed, and the noise margin, figure of merit of logic
robustness, is analyzed. In Section 6.2 the write and read delay variation of a CNFET
6T SRAM cell in the presence of CNT-specific variations is evaluated and compared
with the delay variability of a MOSFET 6T SRAM cell affected by process variations.
Finally, conclusions and a summary of the Chapter are presented in Section 6.3.
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6.1 CNFET Inverter
6.1.1 Delay
The inverter propagation delay is the time delay between the input and output signals.
The propagation delay times can be obtained graphically from the input and output
signals as illustrated in Figure 6.1. tPHL is the propagation delay from high-to-low
between 50% points and tPLH is the propagation delay from low-to-high between 50%
points.
Figure 6.1: Propagation delay times.
The analytical expression for the propagation delay of a logic gate was derived in [43].
The propagation delay (τCNFET,N ) through a CNFET with N parallel semiconducting
CNTs can be estimated from the drive current of the CNFET (ICNFET,N ) and the
capacitance of the subsequent CNFET gate that is driven (CCNFET,N ) as [43]
τCNFET,N ∝ CCNFET,NVsupply
ICNFET,N
(6.1)
The ON current for a CNFET with a single CNT (ICNFET,1) can be expressed as
ICNFET,1 = gCNT (Vsupply − VSS′ − Vth,CNT ) (6.2)
where Vth,CNT is the threshold voltage, gCNT is the transconductance per CNT, and
VSS′ is the voltage drop across the doped CNT source region.
For a CNFET with N CNTs, the drive current (ICNFET,N ) can be expressed as [43]
ICNFET,N = NgCNT (Vsupply − VSS′ − Vth,CNT ) (6.3)
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Then, gate drive current variations in a N-tube CNFET are mainly due to CNT-specific
variations as we have demonstrated in Chapter 4 but also because of changes in other
transistor parameters such as supply voltage and the length of the doped CNT source
region [43].
The capacitance of a N-tube CNFET (CCNFET,N ) is approximately equal to its gate
capacitance (Cg−total(CNT ),N ), CCNFET,N ≈ Cg−total(CNT ),N since the CNT source-to-
substrate and CNT drain-to-substrate capacitances are small [67].
For a CNFET with a single CNT, the CNFET gate capacitance Cg−total(CNT ),1 can be
divided in two components [43]:
1. Cg−CNT,1 expressed as capacitance per CNT per unit gate length (Lg ). This
includes the gate-to-CNT channel capacitance (Cg−intrinsic) and the gate-to-doped
CNT source and drain capacitance (Cg−doped).
2. Cg−parasitic expressed as capacitance per unit gate width. This includes coupling
capacitance between the gate and adjacent contacts (or adjacent gates) (Cg−contact)
and the gate-to-substrate capacitance (Cg−sub).
Cg−CNT,1 = Cg−intrinsic + Cg−doped (6.4)
Cg−parasitic = Cg−contact + Cg−sub (6.5)
Then, the total gate capacitance for a CNFET with a single CNT can be approximated
by
Cg−total(CNT ),1 = Cg−CNT,1Lg,CNT + Cg−parasiticWg,CNT (6.6)
where Wg,CNT is the width and Lg,CNT is the length of the lithographically defined gate.
For a CNFET with N parallel CNTs under a gate of width Wg,CNT , the gate capacitance
can be expressed as
Cg−total(CNT ),N = Cg−CNT,NLg,CNT + Cg−parasiticWg,CNT (6.7)
where Cg−CNT,N = N · Cg−CNT,1.
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The expressions for all these capacitances, Cg−intrinsic, Cg−doped, Cg−contact, and Cg−sub,
can be found in [66]. In this work the dependence of such capacitances on some CNFET
structural parameters is shown. For example, both the gate-to-CNT channel capacitance
Cg−intrinsic, and the gate-to-doped CNT source and drain capacitance Cg−doped, depend
on CNT diameter, pitch, oxide thickness, and substrate dielectric constant, among oth-
ers. But, note that they are especially affected by the number of CNTs and its position
in the array on CNTs, edge or middle, because of charge screening effect [66]; that is,
both Cg−intrinsic and Cg−doped can be divided in two groups: edge and middle and their
expression for a N-tube CNFET (N ≥ 2) is
Cg−intrinsic = 2Cg−intrinsic−edge + (N − 2)Cg−intrinsic−middle (6.8)
Cg−doped = 2Cg−doped−edge + (N − 2)Cg−doped−middle (6.9)
From this analytical delay model we can conclude that CNT density variations together
with m-CNT induced count variations when a m-CNT removal process is applied con-
stitute the most prominent sources of both drive current variations (as we demonstrated
in Chapter 4) and capacitance variations and then delay fluctuations. So, at his point,
we find it interesting that the behavior of ON current and delay in the presence of CNT
density variations is shown and analyzed. Figure 6.2 shows ION in function of pitch
(inter-CNT spacing) and the number of CNTs per transistor. For a particular and fixed
pitch, ION increases as the average number of CNTs increases (that implies an increased
Wgate); for a given number of CNTs, ION increases as pitch increases as illustrated in
Figure 6.2. Observe that from a certain pitch value (∼ 20nm) the ION keeps almost
constant. This is because multi-channel CNFETs suffer the called charge screening ef-
fect when the distance between CNTs is smaller than 20nm, affecting the drive current
of the transistor, as we mentioned in Chapter 4, Section 4.1.
The impact of charge screening effect on ION can also be observed in Figure 6.3. For a
given Wgate, the ION initially increases due to the increased number of CNTs. The ION
subsequently decreases as a result of smaller and smaller pitch and then increased inter-
CNT electrostatic charge screening effects. Therefore, there is a clear trade-off between
the pitch and the number of CNTs in the transistor. But, exits an optimum number
of CNTs (Nopt) per CNFET that maximizes the drive current (e.g. for Wgate = 16nm,
the optimum number of CNTs is Nopt = 3). A similar behavior can be observed in
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Figure 6.2: Drive current in function of inter-CNT spacing and the number of CNTs
per transistor.
Figure 6.3: Drive current in function of the number of CNTs per transistor and
Wgate (from 16nm to 32nm). For Wgate = 16nm, the maximum number of tubes is 8
(minimum pitch is 2nm) and Nopt=3. For Wgate = 32nm, the maximum number of
tubes is 16 and Nopt=6.
the propagation delay of a CNFET inverter. Figure 6.4, shows the delay of a CNFET
inverter in function of N and Wgate. And again, there is an optimum number of CNTs
for each gate width that minimizes the delay (e.g. 6 CNTs per 32nm of gate width gives
optimal delay).
Some previous works focus on CNT density and m-CNT induced count variations to
quantify their impact on the overall delay variations of CNFET digital circuits. For the
first time, in [96] the impact of CNT count variations on circuit delay was evaluated.
They adapted an existing Monte Carlo-based statistical static timing analysis approach
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Figure 6.4: Average propagation delay (tp = (tPHL + tPLH)/2) of a CNFET inverter
in function of the number of CNTs per transistor and Wgate (from 16nm to 32nm).
For Wgate = 16nm, the maximum number of tubes is 8 (minimum pitch is 2nm) and
Nopt=3. For Wgate = 32nm, the maximum number of tubes is 16 and Nopt=6.
by using variation-aware timing model for CNFET logic gates based on CNFET device
model (Stanford model) and CNT count variations model [75] (shown in Figure 5.2).
However, this model is not analytical and it depends on the CNT spacing distribution.
In [103] an analytical model for prediction of gate-delay variation in CNFETs that is
caused by CNT density variation was developed. This model is based on their previously
derived CNT density distribution model [99] (shown in Figure 5.1). Finally, in [43] a
delay analytical model was presented and used to discuss delay improvement of CNFET
technology over silicon CMOS as a function of technology node and for different CNT
densities. In our work, we simulate and evaluate the impact of not only CNT density
and m-CNT count variations but also the rest of CNT-specific variations, CNT doping,
alignment and diameter variations, on the delay of a CNFET inverter (chain).
6.1.2 Noise Margin
The Noise Margin (NM) is another important metric in logic circuits because it describes
the robustness or stability of a logic gate or memory cell. The concept of the noise margin
was developed by Hill in the late 1960s [104]. Noise margin was originally defined as
“the maximum allowable spurious signal that can be accepted by a device when used in
a system while still giving correct operation”.
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In this work, we use two different approaches to evaluate the noise margin of digital
circuits: 1) High and Low Noise Margins (NMH and NML) of a CNFET inverter and
2) Static Noise Margin (SNM) of a cross-coupled CNFET inverters.
6.1.2.1 High and Low Noise Margins
For an inverter, it is possible to define the high and low voltages VOH and VOL, where
VOH is the minimum output high voltage and VOL is the maximum output low voltage.
Furthermore, one can define the transition points VIH and VIL, where VIH is the mini-
mum input high voltage that can be treated as a high voltage at the input of an inverter
and VIL is the maximum input low voltage that can be treated as a low voltage at the
input of an inverter. If one has an inverter satisfying the relationships
Vin ≤ VIL ⇒ Vout ≥ VOH (6.10)
Vin ≥ VIH ⇒ Vout ≤ VOL (6.11)
VIH > VIL (6.12)
with Vin being the input voltage and Vout the output voltage of the inverter, then
the high- and low-state noise margins (NMH and NML, respectively) can be defined
mathematically as
NMH = VOH − VIH (6.13)
NML = VIL − VOL (6.14)
The VOH , VOL, VIH , and VIL values can be obtained graphically from the voltage transfer
characteristic (VTC) of the inverter as shown in Figure 6.5.
It is worth noting that CNT density (and count) variations, the most prominent source
of drive current variations, seems to have a minor impact on noise margin as shown in
Figure 6.6. It depicts NMH and NML of a CNFET inverter, in which both p-CNFET
and n-CNFET have the same number of tubes, as a function of the number of CNTs per
transistor and Wgate; both NMs suffer a little increase as N increases. However, the effect
of CNT density variations on noise margin gains importance when p- and n-CNFET do
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not have the same number of CNTs (they are uncorrelated) as we will demonstrate in
Section 6.1.3.2.
Figure 6.5: The voltage transfer characteristic of an inverter.
(a) (b)
Figure 6.6: (a) NMH and (b) NML of a CNFET inverter in function of the number
of CNTs per transistor and Wgate.
6.1.2.2 Static Noise Margin
The SNM is the maximum amount of noise voltage that can be tolerated at the inputs of
the cross-coupled inverters in different direction while inverters still maintain bi-stable
operating points. The most common way of representing the SNM graphically is shown
in Figure 6.7(b); it plots the two curves representing the VTC of the inverters that are
inverted form each other. The resulting two-wing curve is called butterfly curve and is
used to determine the SNM. The SNM is defined as the length of the side of the largest
nested square that can be embedded inside smaller wind of the butterfly curve.
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Inverter1
Inverter2
(a) (b)
Figure 6.7: (a) Cross-coupled CNFET inverters (b) SNM graphical definition.
To the best of our knowledge, there is no any previous work that analyzes the variation of
noise margin due to CNT-specific variations. In this thesis, we analyze the impact of all
CNT-specific variations (CNT density variations, m-CNT induced variations and CNT
alignment, doping, and diameter variations) on delay and noise margin of a CNFET
inverter (chain), and static noise margin of a pair of cross-coupled CNFET inverters
when an ideal m-CNT removal process is considered.
6.1.3 Delay and Noise Margin Variations: Simulation Results
In this Section, we discuss the noise margin and delay variation of a CNFET inverter
(chain) and the SNM variation of a pair of cross-coupled CNFET inverters in the pres-
ence of CNT-specific variations. As we will see, CNT-specific variations are studied by
induced threshold voltage fluctuations.
At this point, it should be pointed that correlation between CNFETs can be used as a
technique to improve the SNM [75] and also to improve the yield of CNFET circuits as
we have shown in Chapter 5. In this section we will analyze if such correlation can be
also used to reduce the variability in CNFET circuits in the presence of CNT-specific
variations.
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6.1.3.1 CNFET Circuit Variability: From ION Variations to Equivalent VTH
Variations
Often, the impact of process variations such as oxide thickness in MOSFET circuits
is analyzed by induced threshold voltage fluctuations [105]. In our work we use this
approach to analyze the variability of CNFET circuits under CNT-specific variations
caused by CNFET manufacturing imperfections; that is, CNT-specific variations will be
reflected into equivalent VTH variations in CNFET logic circuits. For this purpose, we
use the nominal CNFET device and the ION variability results presented in Chapter 4,
Section 4.1 and Section 4.4, respectively and translate these ION variations (Figure 6.8)
into ∆VTH fluctuations (Figure 6.9).
(a) (b)
(c) (d)
Figure 6.8: ION distribution of the n-type CNFET (nominal device) affected by
CNT-specific variations and for (a) pm = 33%, (b) pm = 10%, (c) pm = 10% and, (d)
pm = 1%.
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Figure 6.9: ∆VTH distribution obtained from ION distribution and for (a) pm = 33%,
(b) pm = 10%, (c) pm = 10% and, (d) pm = 1%.
The flow chart for translating the ION distributions showed in Figure 6.8 into threshold
voltage distributions (Figure 6.9) is illustrated in Figure 6.10. First, an ION sample
is taken from the ION distribution. Then, the VTH of our nominal CNFET device is
changed (∆VTH application) and the related ION is measured (ION−measured). This last
step is repeated until the measured ION is identical to the initial ION taken from our
distribution. Finally, the ∆VTH distribution is obtained. Figure 6.8 and 6.9 show the
ION distributions of an n-type CNFET affected by CNT-specific variations and their
corresponding ∆VTH distributions for different pm, respectively. Note that these ION
distributions are for the case when an ideal m-CNT removal process is applied, so it
is assumed that all m-CNTs are removed. Then in this Chapter pm means the initial
proportion of m-CNTs that are subsequently removed.
From now on, for variability simulation of CNFET digital circuits we use the nominal
CNFET device presented in Chapter 4, Section 4.1 and applied the ∆VTH distribution
obtained in this Section.
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Figure 6.10: Flow chart to translate ION variations into VTH fluctuations.
6.1.3.2 Delay and Noise Margin Variability of a CNFET Inverter
We initially simulate a CNFET inverter using the two possible design styles, correlated
and uncorrelated. In correlated style, p- and n-type CNFETs are aligned and then share
CNTs, whereas in uncorrelated style p-CNFETs and n-CNFETs contain uncorrelated
CNTs since the CNFETs are laid out perpendicular to the direction of CNT growth
(Figure 6.11).
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p-CNFET
n-CNFET
(a)
p-CNFET
n-CNFET
(b)
Figure 6.11: (a) Correlated CNFETs vs. (b) uncorrelated CNFETs.
Figure 6.12 plots the variation of the output signal and VTC of the simulated CNFET
inverter for the case pm = 33% (worst case) and for both uncorrelated and correlated
design styles (1000 MC). Observe that the variation of rise and fall edges (insets in
Figures 6.12(a) and 6.12(b)) is a little bit larger for uncorrelated design. The same
occur for the voltage transfer curve; but in this case the difference of VTC variability
between the correlated and uncorrelated design is more noticeable.
(a)
Time (nm)
(b)
(c) (d)
Figure 6.12: (a)(b) Output variation and (c)(d) VTC variation of a CNFET inverter
in the presence of CNT-specific variations (pm = 33%) for uncorrelated ((a),(c)) and
correlated ((b),(d)) design styles. (Insets) in (a) and (b) are zooms of the variation in
rising and falling edges.
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Figures 6.13 and 6.14 show the noise margins (NMH and NML) and delay (tPLH and
tPHL) variability levels of a CNFET inverter for correlated vs. uncorrelated transistors,
respectively. Both the noise margin and the delay fluctuation increases as pm increases
because an increase in m-CNT induced count variations, and present a smaller variabil-
ity level when a correlated CNFET design is used (red bars), as expected. Focus on
NMs, both NMH and NML shows similar variation levels and there is a considerable
improvement of noise margin variation using a correlated design (∼ 3.5× smaller). Re-
garding the delays, tPLH has bigger variability than tPHL, which means that p-CNFET
is more affected by VTH fluctuations. Furthermore, there is a minor enhancement of the
delay variation when a correlated design is used.
(a) (b)
Figure 6.13: (a) NMH and (b) NML variability of a CNFET inverter for correlated
vs. uncorrelated layout styles and different pm.
(a) (b)
Figure 6.14: (a) tPLH and (b) tPHL variability of a CNFET inverter for correlated
vs. uncorrelated layout styles and different pm.
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6.1.3.3 Delay Variability of a CNFET Inverter Chain and SNM Variability
of a Pair of Cross-Coupled Inverters
In [76] the use of different layout styles with different degrees of CNT correlation is
explored as a technique to improve the noise immunity of CNFET circuits. We sim-
ulate a five stage CNFET inverter chain and two cross-coupled CNFET inverters and
measured the delay propagation and the SNM, respectively. In both cases we consider
four possible correlated and uncorrelated styles that were also proposed in [76] (Figure
6.15): 1) CICT, Correlated Inverters and Correlated Transistors, has perfect correla-
tion between all CNFETs; 2) UICT, Uncorrelated Inverters and Correlated Transistors,
has perfect correlation between the p-CNFET and n-CNFET of each inverter, while
the CNFETs in the different inverters are uncorrelated; 3) CIUT, Correlated Inverters
and Uncorrelated Transistors, has perfect correlation between the p-CNFET of one in-
verter and the p-CNFET of the others inverter and similarly for the n-CNFETs; and 4)
UIUT, Uncorrelated Inverters and Uncorrelated Transistors, all CNFETs are completely
uncorrelated.
INV1P
INV1N
INV2P
INV2N
INV1P
INV1N
INV2P
INV2N
INV1P
INV1N
INV2P
INV2N
INV1P
INV1N
INV2P
INV2N
(a) (b) (c)
(d)
Figure 6.15: The four correlated/uncorrelated design styles considered for CNFET
inverter chain and cross-coupled inverter. (a) CICT, (b) UICT, (c) CIUT and (d)
UIUT.
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Figure 6.16 shows the delay variability of a five stage CNFET inverter chain for all 4
design styles inverters and for pm = 1% and pm = 33% (1000 MC). The delay was
measured at the output of the third stage (minimum delay). Firstly, observe that delay
variability increases as the percentage of m-CNT removed increases but both cases pm =
1% and pm = 33% show similar values. It is because of “compensation effects” between
the inverters of the chain. Secondly, it should be pointed out that the variation of the
delay is quite similar for all 4 possible designs, but the minimum and the maximum
delay variability is for CICT and CIUT designs, respectively. In addition, better delay
results are obtained when transistors are correlated.
Figure 6.16: Delay variation of a 5 stages CNFET inverter for all 4 layout styles and
(a) pm = 1% and (b) pm = 33%.
Now, we analyze the impact of CNT-specific variations on the SNM of a pair of a cross-
coupled CNFET inverters. Figure 6.17 depicts the variation of the SNM (VTC curves
variation) of the simulated cross-coupled CNFET inverter for the case pm = 33% and
all four layout styles (1000 MC). Obviously, the two VTCs that forms the “butterfly”
are identical when inverters are correlated (Figure 6.17(a) (inset) and Figure 6.17(b)),
and they are different when inverters are uncorrelated (Figure 6.17(c) (inset) and Figure
6.17(d)). Note that the CICT, CIUT and UICT designs ensure symmetry between
the two lobes of the “butterfly”, whereas UIUT design causes the anti-symmetry in the
VTC curves. It means that CICT, CIUT, and UICT give better SNM values than UIUT
design.
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(a) (b)
(c) (d)
Figure 6.17: SNM variation of a pair of cross-coupled CNFET inverters in the pres-
ence of CNT-specific variations (pm = 33%) for (a) CICT, (b) CIUT, (c)UICT and (d)
UIUT design styles.
Figure 6.18 shows the variability level of the SNM for all 4 design styles and for pm = 1%
and pm = 33%. The variation of SNM is higher for pm = 33% than for pm = 1%, as
expected. Regarding the layout designs, the best design option to reduce the SNM
variability is uncorrelated inverters and correlated CNFETs (UICT); followed by CIUT
and CICT designs that show similar variation levels because of the correlation of the
inverters. Finally, UIUT presents the maximum SNM variability.
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Figure 6.18: SNM variability of a pair of a cross-coupled CNFET inverter for all 4
deign styles and pm = 1% and pm = 33%.
6.2 6T SRAM memory
Memories are among the most variability sensitive modules of a processing system. The
reason is that most of the transistors in a memory are minimum-sized and are thus more
prone to variability. Additionally, memories are dominated by parallel paths (word lines
and bit lines), hence timing can be severely degraded by variability due to the dominance
of a worst-case path over the rest.
As a part of my collaboration in the european project called TRAMS (Terascale Reliable
Adaptive Memory System)[106], we also analyzed the write and read delay variation of
a CNFET 6T SRAM cell in the presence of CNT-specific variations. In this Section,
we show how CNFET manufacturing imperfections (or related CNT-specific variations)
affect the Write and Read Access time of a CNFET 6T SRAM cell. A comparative
analysis of CNFET SRAM cell and CMOS SRAM cell is also presented.
6.2.1 Model, Parameters, and Metrics Definition for 6T SRAM Cell
A typical 6T SRAM cell is shown in Figure 6.19. This cell has been implemented using
different CMOS technology nodes, 16nm, 22nm and 32nm and, CNFET technology. The
width (W, in nm) and length (L, in nm) ratio of each transistor for CMOS technologies
are also shown in Figure 6.19 (in red), where T is the Technology parameter and depends
on the technology node (its value is technology node/2). For CNFET technology, all
transistors have the same size, Wgate = 32nm (8 tubes and pitch=4nm) and Lch = 16nm,
Chapter 6. Variability in CNFET Circuits 73
that is, all of them have the structural and electrical parameters of the nominal CNFET
device shown in Chapter 4, Section 4.1. Monte Carlo simulations are performed using
Berkeley high-performance Predictive Technology Models (PTM) [107] for 32nm, 22nm
and 16nm, and the CNFET model of Stanford University [66]-[69]. We consider parasitic
capacitances corresponding to an array of 256 cells. Furthermore, as in the previous case
of study, the process variations of CMOS technologies and CNT-specific variations of
CNFET technology are studied by induced equivalent threshold voltage variations.
Figure 6.19: Schematic of a typical 6T SRAM cell.
Write Access Time (WAT) and Read Access Time (RAT) are two important metrics
for assessing the performance of a SRAM cell. In this thesis, the WAT is defined as
the time required for changing the cell contents (store node reaches 0.6VDD for write
‘1’ or 0.4VDD for write ‘0’) after the wordline is turned on (Voltage(WL)=0.5VDD).
The RAT is defined as the time required for producing a prespecified voltage difference
(0.1V) between BL and BLB after the wordline is turned on. This voltage difference
is sensed by sense amplifier. Figure 6.20 shows the WAT and the RAT of a 6T SRAM
cell for different CMOS technology nodes and CNFET technology. As can be observed
both times decrease as the technology node decreases for CMOS technology. CNFET
technology shows the least WAT (7.77ps) and RAT (57.42ps).
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Figure 6.20: WAT and RAT of a 6T SRAM cell for different CMOS technologies
node and CNFET technology.
6.2.2 WAT and RAT Variations: Simulation Results
As mentioned in the previous Section, the process variations of CMOS technologies and
CNT-specific variations of CNFET technology are studied by induced threshold voltage
variations. For CMOS technology we take into account the scenarios shown in Table
6.1, moderated (m), high (h) and very high (vh).
Table 6.1: VTH variability scenarios in 6T SRAM cell
VTH variation VTH variation
Technology Scenario (min. size) (normalized)
32nm moderated 6% 4.24%
high 15% 10.61%
22nm moderated 8% 5.66%
high 15% 10.61%
very high 30% 21.21%
16nm moderated 10% 7.07%
high 20% 14.14%
very high 40% 28.28%
CNFET high - 16.63%
In column 3 the percentage of VTH variation (100 × σ/µ) for minimum transistor size
is shown; in order to adapt it to our transistor size, we have corrected these values
with percentage/
√
WL. Final values of VTH variability used in this thesis are shown
in column 4. For CNFET we consider 16.63% of VTH variation. This value has been
obtained from the mean and the standard deviation of the dVTH shown in Figure 6.9
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for pm = 33%. We also analyze the impact of these variations for three different tem-
peratures: 25 ◦C, 60 ◦C and 100 ◦C.
Figure 6.21 depicts the variability of both WAT and RAT of a 6T SRAM cell imple-
mented using different CMOS technology nodes under different variability scenarios and
CNFET technology for temperatures of 25 ◦C and 100 ◦C.
(a) (b)
(c) (d)
Figure 6.21: (a)(c) WAT and (b)(d) RAT variation of a 6T SRAM cell implemented
with different technologies and for different variability scenarios and temperatures of
(a)(b) 25 ◦C and (c)(d) 100 ◦C.
Observe that in general for CMOS technologies the variability of both times increases as
the technology size decreases. Obviously, the worse the scenario, the higher the percent-
age of variation. Focusing on temperature, the variability increases as the temperature
increases. Regarding CNFET technology, variability for WAT (9.50%) is similar to 16nm
in a moderated scenario and 100 ◦C (8.89%), whereas variability in RAT (3.44%) is re-
ally close to 32nm in a moderated scenario and 25 ◦C (3.62%). Note that temperature
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has a minor impact on WAT and RAT in CNFET technology (these values are kept for
the three temperatures) due to the high thermal stability of CNFETs [108], [109].
It is worth noting that m-CNT specific variations and process variations in CNFET
and CMOS technologies, respectively may result in write and read (W/R) delay faults
because an excessive time and flipping faults in which the value stored in the cell is
lost. The percentage of total W/R faults that includes both W/R delay and flipping
faults are shown in Table 6.2. As expected for CMOS technology, the percentage of both
W/R faults increases as the scenario gets worse, as the temperature increases and as
the technology size decreases. In Write faults, the maximum percentage of total faults
is to 16nm, 100 ◦C and a very high variability scenario (47%). The same occurs in Read
faults in which the maximum percentage of total faults is 46.2%. Finally, the percentage
of W/R faults for CNFET technology is 0 (no faults) for all temperatures.
Table 6.2: Variability in Write Access time and Read Access time and percentage of
W/R faults
Tech. 32nm 22nm 16nm CNFET
Scenario m h m h vh m h vh 16.58%
Write 25 ◦C 0 0 0 0.4 11 1.2 11.6 30.4 0
faults 60 ◦C 0 0.2 0 1.2 17 5.6 20.2 40 0
% 100 ◦C 0 1 0 3.2 23.4 12.2 26.6 47 0
Read 25 ◦C 0 0.8 0.2 2.8 19.4 1.8 14.2 34.6 0
faults 60 ◦C 0 1.8 0.2 4.4 24.8 5.6 22.4 42.4 0
% 100 ◦C 0 3.4 0.2 7.6 31.8 14.2 29 46.2 0
6.3 Summary and Conclusions
In this Chapter a detailed variability analysis of CNFET logic circuits in the presence of
CNT-specific variations was presented. Important results, conclusions and contributions
are summarized in the following.
In the first Section, the impact of CNT-specific variations on a CNFET inverter (chain)
and two cross-coupled CNFET inverters is analyzed. For this purpose, important metrics
of logic circuits, such as delay, figure of merit of logic speed, and noise margin, figure of
merit of robustness, are evaluated.
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Firstly, the behavior of delay in the presence of only CNT density variations is analyzed.
The delay is closely linked to drive current, it is inversely proportional to ION ; then it is
mainly affected by CNT density variations and also by m-CNT induced variations if a
m-CNT removal process is applied, because they are the most prominent sources of drive
current (ION ) fluctuations. The delay of a CNFET inverter with a fixed gate widths
initially improves as the number of CNTs/CNFET increases because of the increased
total drive current due to the increased number of CNTs. The delay subsequently
worsens due to the reduced drive current per CNT as a result of increased inter-CNT
electrostatic image charge screening effects. This means that for each gate width, there
is an optimum number of CNTs/CNFET that maximizes the drive current and then
minimizes the delay (e.g. the optimum number of CNTs/CNFET is Nopt = 3 for a
Wgate = 16nm).
Then, the effect that all CNT-specific variations have on CNFET circuits is evaluated
by induced threshold voltage fluctuations. For this reason, we develop and present
a methodology to translate the drive current variations of a CNFET device, caused
by density variations, diameter, doping, and alignment variations and m-CNT induced
variations due to the application of an ideal m-CNT removal process, into VTH fluctua-
tions. How these VTH variations affect the delay and noise margin of a CNFET inverter
is analyzed for two design styles, correlated and uncorrelated CNFETs, and for differ-
ent initial proportions of m-CNTs. Both the noise margin and the delay fluctuation
increases as the proportion of m-CNT, which are subsequently removed, increases; in
other words, their variability grow as CNT count variations increases. Delay is more
affected by CNT-specific variations than noise margins, reaching values as high as 20%
for the worst case (pm = 33% and uncorrelated CNFETs). Furthermore, we show that
the variability of NMs and delay can be reduced using correlation between p-CNFET
and n-CNFET, but this variability enhancement is more considerable for noise margin.
Secondly, the variability that CNT-specific variations cause on propagation delay of a
five stages CNFET inverter chain and on static noise margin of a pair of cross-coupled
CNFET inverters is analyzed. In this both cases, different pm are considered and also
four design styles are implemented: CICT, Correlated Inverters and Correlated Transis-
tors; 2) UICT, Uncorrelated Inverters and Correlated Transistors; 3) CIUT, Correlated
Inverters and Uncorrelated Transistors; and 4) UIUT, Uncorrelated Inverters and Un-
correlated Transistors. Focus on delay, it shows similar variation values for pm = 1% and
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pm = 33%, because there is a “compensation effect” between the inverters of the chain.
In addition, its variability is similar for all four designs considered (between 18%−22%),
even though designs in which transistors are correlated, CICT and UICT, give the small-
est delay variation. Regarding the SNM, its variability increases as pm increases, but
it is minor than delay. It is worth noting that those designs that ensure symmetry be-
tween the two lobes of the“butterfly” (CICT, CIUT and UICT), give better SNM values
than those that causes anti-symmetry in the VTC curves (UIUT). Moreover, the best
and the worst design option to reduce the SNM variability is uncorrelated inverters and
correlated transistors (UICT), and uncorrelated inverters and uncorrelated transistors
(UIUT).
Finally, the write and read delay variation of a CNFET 6T SRAM cell in the presence
of CNT-specific variations is analyzed and compared with the delay variability of a
MOSFET 6T SRAM cell affected by process variations. Different variability scenarios
for Si-bulk technology (moderate, high and very high) and temperatures (25 ◦C, 60 ◦C
and 100 ◦C) are considered. The variability 6T SRAM cell analysis shows as a promising
prospect, that even for todays CNFETs performance, the variability in CNFET cell
is comparable with that of Si-MOS cells in the most favorable scenario (moderated).
Moreover, CNFET memory cell is not affected by temperature variations because the
high thermal stability of CNFETs and it is able to work correctly (no faults) even though
the presence of manufacturing imperfections.
To conclude, CNT-specific variations, and mainly CNT density variations and m-CNT
induced variations caused by an ideal m-CNT removal process, lead to CNFET circuit
performance degradation in terms of speed and robustness. They have a major impact
on delay propagation, because its strong dependence on drive current, than on noise
margin; as we will see in the next Chapter, the main cause of noise margin variations
and degradation is the presence of m-CNTs. But note that, the correlation between
transistors can be used as a technique to reduce the variability of both delay and noise
margin.
Chapter 7
Reliability of CNFET Circuits
Metallic CNTs are the major concern in CNFET manufacturing process from the point
of view of reliability. Their presence in CNFETs cause short defects and their elimination
after the CNT growth may cause an open defect together with the impact of variability
in the drop of performance. For a growth process that yields uniformly distributed
chiralities, one-third of CNTs will be metallic and two-thirds will be semiconducting.
As we have seen in Chapter 3 several techniques and methods have been proposed to
improve the percentage of s-CNTs such as enhanced CNT growth methods, CNT self-
sorting techniques and m-CNT removal processes. However, none of these solutions
has yet demonstrated sufficient robustness and scalability to be used in practical circuit
applications.
In this Chapter, the impact of the presence of m-CNT on CNFET logic circuits is
analyzed and alternative methods (different from m-CNT sorting or elimination) to deal
with metallic CNTs are proposed. The organization of the chapter is as follows. In
Section 7.1 the effect that m-CNTs have on CNFET devices and circuits is shown. In
Sections 7.2 and 7.3 alternative solutions to the m-CNT problem are presented. First, a
design methodology that uses asymmetrically correlated CNTs to create CNFETs that
are tolerant to metallic CNTs is reviewed. Then, the use of fault-tolerant architectures is
proposed as a technique to improve CNFET circuits reliability [110]. Finally, in Section
7.4, our results are summarized and concluding remarks are made.
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7.1 Impact of the Presence of m-CNTs in CNFET Devices
and Circuits
Depending on the chiriality of the CNT, it can either be metallic or semiconducting.
Metallic CNTs can not be used to make CNFETs because their high conductivity makes
it impossible to control the current with the gate; that is, they behave like metallic wires.
A CNFET made entirely from m-CNTs will have a current that is only dependent on
the drain-source voltage, not on the gate voltage, whereas CNFETs that consist of a
mix of m-CNTS and s-CNTs can still show a I-V transistor characteristic but present
an extremely low ON-OFF current ratio as shown in Figure 7.1(a) (e.g. the ON-OFF
current ratio of a 8-tube CNFET that only consists of s-CNTs is 1 × 106, whereas the
current ratio of a 8-tube CNFET that has 1 m-CNT and 7 s-CNTs is 2.83). Then, using
such CNFETs to construct an inverter, the inverter will have very little swing and no
noise margin (Figure 7.1(b)).
(a) (b)
Figure 7.1: (a) IDS − VGS curve of a 8-tube n-type CNFET (VDS = 0.9V ) with
different proportions of m-CNTs (1-8 m-CNTs).(b) Simulated VTC of a two cross-
coupled CNFET inverters whose transistors are composed by 8 CNTs and for different
proportions of m-CNTs.
Furthermore, as we have seen in Chapter 5, the presence of m-CNTs in the transistor
may cause Drain Source Hard Short (all CNTs are metallic) or Drain Source Soft Short
(a mix of m-CNTs and s-CNTs) resulting in stuck-on fault and partial stuck-on fault,
respectively. These faults may lead to logic failures (incorrect operation) in CNFET
digital circuits as we will demonstrate in the next Sections.
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There are many ongoing endeavors toward solving the metallic-CNT issue, and almost
all focus on introducing a new process to the CNFET fabrication procedure that will
eliminate or breakdown the metallic CNTs, leaving only the semiconducting CNTs be-
hind for device fabrication. As mentioned in Chapter 4, these processes includes CNT
self-sorting techniques, selective etching of m-CNTs, and electrical burning of m-CNTs.
However, all of them present several issues and challenges that must be solved before they
can be used in practical circuits applications. Then, alternative and/or supplementary
solutions to the “metallic CNT problem” must be proposed.
In the following Sections we will review and propose different techniques to improve the
reliability of CNFET circuits in the presence of undesired m-CNTs.
7.2 Yield Improvement of CNFET Circuits: Correlation
of CNFETs
As we have mentioned in the previous Chapter, correlation between CNFETs and/or
logic gates can be used as a method to reduce the CNFET circuit variability and improve
their robustness and speed. But such correlation between CNFETs can be also used
as a design technique to create CNFETs that are tolerant to m-CNTs, and then to
improve even more the yield of CNFET circuits. In [86] a metallic-CNT-tolerant design
methodology called ACCNT was presented. It uses asymmetrically correlated CNTs
to allow proper functionality of CNFETs and CNT circuits, despite the presence of
metallic CNTs. In other words, the ACCNT design strategically employs correlated
redundancies; it connects statistically independent/uncorrelated CNFETs in series and
statistically correlated CNFETs in parallel. In addition, in doing so, it achieves both
metallic-CNT tolerance and high current drive; Figure 7.2 summarizes the ACCNT
design.
However, this m-CNT tolerant methodology design still presents two important chal-
lenges that need to be investigated:
• ACCNT uses asymmetric correlations to achieve metallic-CNT tolerance, but in
reality, the correlations will never be ideal. Nonideal correlations may slightly
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diminish the effectiveness of ACCNT, and then it will be important to investigate
the impact of them.
• ACCNT trades area to achieve metallic-CNT tolerance. That is, its implementa-
tion results in a overhead of area.
Figure 7.2: Summary of ACCNT [86]. (a) ACCNT uses asymmetric correlations
present in aligned arrays of CNTs. (b) By connecting independent CNFETS in se-
ries, ACCNT achieves m-CNT tolerance. By connecting identical CNFETs in parallel,
ACCNT achieves high current drive without compromising m-CNT tolerance.
In [87] the ACCNT tradeoffs and optimizations were analyzed. Although ACCNT was
initially proposed as a alternative technique to metallic removal or breakdown solutions
[86], in [87] it is concluded that ACCNT must be used in conjunction with other metallic-
CNT mitigation solutions, such as CNT sorting, selective etching, and electrical burning,
because its area cost is too large for the current pm. Only once the semiconducting-CNT
percentage is improved to 99.9%, ACCNT will offer a solution to significantly reduce
the “metallic-CNT-induced yield loss”. Furthermore, it was also demonstrated that the
ACCNT area costs can significantly be reduced by optimizing the ACCNT design; they
found that ACCNT can improve the chip yield of a one-million transistor chip from 0%
(that using a conventional design) to 99% with an area overhead of about 3.3×.
It is worth noting that this design methodology based on correlation is similar to layout
techniques used in analog circuits, such as interdigitated layout and common centroid
layout. They use “matched devices” to reduce the effect of possible variations [111].
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7.3 Yield Improvement of CNFET Circuits: Fault Toler-
ant Architecture
In this Section we propose and analyze the use of a fault-tolerant architecture as a
possible solution to mitigate the “m-CNT problem” and then as possible technique to
improve the yield of CNFET circuits in the presence of metallic CNTs.
7.3.1 Fault-Tolerant Architectures
The well-known approach for developing fault-tolerant architectures in the face of un-
certainties (both permanent and transient faults) consists of incorporating redundancy
[110]. Redundancy can be either static (in space, time, or information) or dynamic
(requiring fault detection, location, containment, and recovery):
• Static redundancy techniques, also called masking or massive redundancy tech-
niques, in which fault tolerance is implemented into the system structure and is
therefore inherent to the operation of the system. They are able to mask all types
of faults (permanent and transient) and can be classified into three categories:
hardware, time, and information redundancy techniques.
• Dynamic redundancy techniques, also called selective, stand-by or sparing redun-
dancy techniques, are based on fault detection, location, containment, and re-
covery. These techniques are not useful for transient faults because they need
significant amount of time to detect a fault and activate the corresponding cir-
cuitry to perform the corrective action. The main benefit of dynamic redundancy
is higher reliability for permanent and multiple faults and lower overhead than
static techniques.
In this thesis, we focus on hardware redundancy techniques. Hardware redundancy
generally means replicating the functional processing module and providing a voting
circuit (also called voter) to decide the correct output value based on redundant module
outputs (Figure 7.3). When a redundant component fails, the voter can decide the
correct output based on the results of other redundant modules. The basic principle can
be used at many different abstraction levels; the modules can be not only as simple as
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single gates but also as complex as whole processors or even larger constructions. The
voter can be a simple bitwise hardware implementation or software algorithm running
on a processor.
Figure 7.3: (a) R-fold Modular Redundancy (RMR); and (b) Cascaded R-fold Mod-
ular Redundancy (CRMR) schematic.
Note that the whole system reliability highly depends on the performance of the voter,
and therefore, there is a great interest in their design. Two well-known voters are the
majority gate and the averaging cell (Figure 7.4). The majority gate (MAJ), was first
introduced by Von Neumann [110]. It outputs the logic value carried by the majority
of its inputs. The number of inputs per MAJ may vary, but should always be an odd
number in order to avoid ties (R = 3, 5, 7,...). The Averaging Cell (AVG), graphically
depicted in Figure 3.8, is an analog approach to the majority voting. While the MAJ
operates in the digital domain, the AVG performs a weighted average of the replicated
inputs in the analog domain, thus is potentially more robust. The AVG stems from the
perceptron, the McCulloch-Pitts neuron model [112], [113] and it is widely known for
its application in the four-layer reliable hardware architecture (4LRA) [114].
(a) (b)
Figure 7.4: (a) Majority Gate (MAJ) and (b) Averaging Cell (AVG) schematic.
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As mentioned at the beginning of the Section, we investigate the implementation of a
fault-tolerant hardware architecture as a mechanism to deal with m-CNTs. For this
purpose, we decide to use the four-layer fault-tolerant hardware architecture proposed
in [115]. Figure 7.5 shows the four-layer reliable architecture (4LRA). It consists of four
layers in which data are strictly processed in a feed-forward manner. The first layer
(LY1) is denoted as the input layer, accepting conventional Boolean (binary) signal
levels. The core operation is performed in the second layer (LY2), which consists of a
number of identical, redundant units each implementing the desired logic function. The
fault immunity increases with the number of redundant units, yet the operation is quite
different from the classical majority-based redundancy. The third layer (LY3) receives
the outputs of the redundant logic units in the second layer, creating a weighted average
with rescaling to match the full range of signals (e.g., in the voltage domain). Note that
the output of the third layer becomes a multiple-valued logic level. Finally, the fourth
layer (LY4) is the decision layer where a binary output value is extracted using a simple
threshold function.
Figure 7.5: The fault-tolerant architecture based on multiple layers [115].
As as example of how the 4LRA works, Figure 7.6 shows the output transfer function
generated by the averaging layer along with the decision threshold (black line). When
there are not device failures, the transfer function surface generated at the output of the
averaging block clearly reproduces the expected 2-input NOR function (Figure 7.6(a)). If
some device failures in second-layer logic blocks are assumed (Figure 7.6(b)), the output
transfer function generated by LY3 does not match what is shown in Figure 7.6(a). But,
the correct output behavior can be extracted by setting the decision threshold level as
shown.
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(a) (b)
Figure 7.6: Output transfer function generated by the averaging layer (output of the
third layer) of the 2-input NOR circuit with two redundant units, (a) assuming no
device failures and (b) assuming some device failures in second-layer logic blocks [115].
Once the operation of the 4LRA have been explained, the main characteristics of this
fault-tolerant approach must be pointed out:
1. The 4LRA does not require a high number of replicas to enable correct circuit
operation (e.g. it has probability of correct operation of 90% when the probability
of transistor fault is 25% with only 2 redundant units [115]).
2. The 4LRA always enables correct circuit operation if at least one replica works
correctly. It is worth noting that it could also make possible correct circuit op-
eration even though all replicas have faults, but just in case the faults are placed
in different transistors in each replica. That is, assuming a redundancy of three
(three replicas) and three faults, the 4LRA will not be able to recover a situation
where the each of the three faults causes malfunction of the transistor that is in
the same location in each replica. However, if the faults are distributed among
transistors then a chance exists that the function may be recovered. Finally, if at
least one replica works properly, then the correct operation should be recovered
by the 4LRA.
3. The performance of 4LRA can be improved by using an adaptable decision thresh-
old.
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7.3.2 Analysis of CNFET Digital Circuits in the Presence of m-CNTs
In this Section we will analyze the impact of m-CNTs (when they are not removed) on
the reliability of CNFET digital circuits and the use of the 4LRA system as a mechanism
to enhance their yield. For this purpose, we first implement a CNFET NOR gate and
then a CNFET 1-bit full adder. In both circuits, we use the nominal device described in
Chapter 4, Section 4.1, but assuming that pm 6= 0; that is, all CNFETs will be composed
by 8 CNTs that are a mixture of s-CNTs and m-CNTs. In addition, all CNFETs are
uncorrelated but have the same pm because they are placed in the same CNT growth
sample.
7.3.2.1 CNFET NOR Gate
Figure 7.7 depicts the transistor level diagram of a CNFET NOR gate, whose transistors
only have s-CNTs and its transient response.
VDD
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(a) (b)
Figure 7.7: (a) Transistor level schematic of a NOR gate, whose CNFETs only have
s-CNTs. (b) Transient response of a CNFET NOR gate without m-CNTs.
Figure 7.8(a) shows the transistor level diagram of a CNFET NOR gate, whose transis-
tors are composed by a mix of s-CNTs and m-CNTs. We performed 1000 Monte Carlo
simulations of a NOR gate for different m-CNT probabilities because it is important to
analyze the failure pattern before applying a fault-tolerant architecture. Figure 7.8(b)
shows the output voltage of a NOR gate for all four possible input combinations (‘00’,
‘01’, ‘10’, and ‘11’) and when all transistors have an m-CNT probability of 33% (worst
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case considered). Note that there is a fluctuation of the output voltage for all input com-
binations, but no stuck-at zero or stuck-at one faults are observed. So, in this particular
case the reliability of a NOR gate could be improved just using a threshold decision
block at the output of the NOR gate block. That is, the averaging layer (LY3 in Figure
7.5) would not be required.
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Figure 7.8: (a) Transistor level schematic of a NOR gate, whose CNFETs have both
s-CNTs and m-CNTs. (b) Transient response of a CNFET NOR gate with m-CNTs
(pm = 33%).
It is worth noting that in case that a threshold decision block is used as a fault-tolerant
technique, the reliability of the circuit strongly depends on such threshold voltage deci-
sion (VthD). Figure 7.9(a) shows the probability of failure of a NOR gate with pm = 33%
in function of the threshold voltage decision for each possible input combination. It can
be seen that the probability of NOR failure for inputs ‘11’, ‘10’ and ‘01’, whose expected
output is ‘0’, decreases as the VthD increases and it becomes zero from a particular VthD
level- e.g. the probability of failure of the NOR gate is zero from VthD = 0.3V when
the input is ‘01’-. On the contrary, the probability of NOR failure for input ‘00’, whose
expected output is ‘1’, increases as VthD becomes higher. Note that this is the input
combination resulting in more failures. Figure 7.9(b) shows the probability of failure of
a NOR gate with pm = 33% in function of the threshold voltage decision for all four
possible input combinations. In this particular case, the threshold voltage level that min-
imizes the probability of NOR gate failure and then maximizes its yield is VthD = 0.23V ;
using this VthD its probability of failure is 2.55%.
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(a) (b)
Figure 7.9: (a) Probability of failure of a NOR gate with pm = 33% vs. the threshold
voltage decision for each possible input combination (1000 MC). (b) Probability of
failure of a NOR gate with pm = 33% vs. the threshold voltage for all possible input
combinations (4000 MC). All input combinations are equiprobable.
7.3.2.2 CNFET 1-bit Full Adder
The gate level schematic of a 1-bit full adder is depicted in Figure 7.10. The XOR
gate was implemented using NAND gates as shown in Figure 7.10(b). The transient
responses of a CNFET 1-bit full adder whose transistors do not have m-CNTs and
whose transistors have a mixture of m-CNTs and s-CNTs, are illustrated in Figure 7.11
and 7.12, respectively. It is worth noting the presence of stuck-at 1, stuck-at 0, and
stuck-at intermediate voltage levels faults at both sum and carry outputs (Figure 7.12).
Then, in this particular case of a 1-bit full adder, the implementation of the complete
4LRA system could be used as a technique to improve its yield.
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Figure 7.10: (a) Gate level schematic of a 1-bit full adder. (b) XOR gate implemented
using NAND gates.
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Figure 7.11: Transient response of a 1-bit full adder, whose CNFETs are only com-
posed by s-CNTs.
(a) (b)
Figure 7.12: (a) Sum output and (b) carry output of a CNFET 1-bit full adder with
pm = 33%.
The level of immunity of the four-layer reliable architecture against device failures de-
pends on the m-CNT probability that gives the probability of CNFET failure, and the
number of replicas as we demonstrate below. The probability of a N-tube CNFET or
device failure (pf−device) when m-CNTs are not removed (probability of a transistor’s
being short) can be calculated using the Equation 5.1, shown in Chapter 5, Section 5.2
(pshortNtubes = 1− (1− pm)N ). In the same way, the probability of replica or 1-bit full
adder failure (pf−replica) depends on the probability of device failure. In order to obtain
this probability of replica failure, 1000 MC iterations were run. Figure 7.13 shows the
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probability of 8-tube CNFET failure and the probability of 1-bit full adder failure in
function of the m-CNT probability. Obviously, both probabilities of failure increases as
pm grows. The values of pf−device and pf−replica for the pms considered in this work are
depicted in Table 7.1.
(a) (b)
Figure 7.13: a) Probability of device failure and (b) probability of replica failure vs.
pm.
Table 7.1: Probability of device and replica failure
pm Probability of Probability of
device failure replica failure
1% 7.73% 0.40%
5% 33.66% 19%
10% 56.95% 48.90%
33% 95.94% 66.80%
On the other hand, as we pointed out at the end of Section 7.3.1, the 4LRA always
enables correct circuit operation if at least one replica works correctly because it is fault-
free or it has device failures but still works properly. Then, the probability of correct
circuit operation when the 4LRA system is used can be calculated as the probability of
one or more replicas operate well (p1−or−more−replicas−work−correctly). It is expressed as
p1−or−more−replicas−work−correctly = 1− (pf−replica)R (7.1)
where R is the number of redundant units or replicas.
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Using this last equation, the probability correct circuit operation vs. the probability
of replica failure when the 4LRA system is used for different redundancy factors, is
depicted in Figure 7.14. Observe that the level of fault immunity improves as the
number of replicas increases and it gets worse as the probability of replica failure grows
(as pm increases). Vertical dotted lines are the related probabilities of replica failure for
the different pm and horizontal dotted lines indicate the probability of correct circuit of
90% and 95%. Note that for the best case pm = 1%, the probability of correct replica
operation is higher than 99% (pf−replica=0.4%), then no fault-tolerant architecture would
be required; whereas, at least 6 and 8 replicas would be needed to achieve a probability
of correct operation of the 1-bit full adder circuit higher than 90% and 95%, respectively
when pm = 33% (pf−device=95.94%). It should be also pointed out that the four-layer
reliable architecture does not require a high number of replicas to make possible correct
circuit even when the circuits a high rate of device failures - e.g. the probability of
device failure for pm = 10% is 56.95%, that gives a probability of 1-bit full adder failure
of 48.9% (yield of 51.1%); using the 4LRA with just 5 replicas, the yield of the full
adder can achieve the 97%-. And last but not least, Figure 7.14 can be used as a design
circuit guide which could allow the designers to specify an operating point in terms
of different parameters such as redundancy factor, probability of device/circuit failure,
m-CNT probability and circuit yield.
Figure 7.14: Probability of correct circuit operation as a function the replica failure
probability for different redundant units in the second layer.
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To demonstrate the operation and the effectiveness of the 4LRA and its immunity against
the presence of m-CNTs, some simple examples are presented in which the 1-bit full
adder is used as logic block. The first example consist of a 4LRA architecture with
two identical blocks in the second layer and two averaging blocks in the third layer, one
for the sum output and other for the carry output. It is assumed that the averaging
blocks are also realized with carbon nanotube technology and they are fault-free. Each
1-bit full adder block in the LY2 receives three binary inputs and produces two binary
outputs. The outputs of the second layer are further processed in the averaging blocks to
produce the multiple-valued output. Figure 7.15 shows the output level of the averaging
blocks for correct operation. The transfer function surface generated at the output of
the averaging layer clearly reproduces the expected 3-input 1-bit full adder function for
sum and carry outputs.
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Figure 7.15: Output transfer function generated by the averaging layer of the 1-bit
full adder circuit with 2 redundant units, showing correct operation (no device failures)
for (a) sum output when carry input=‘0’, (b) sum output when carry input=‘1’, (c)
carry output when carry input=‘0’ and, (d) carry output when carry input=‘1’ .
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As a second example, we implemented the 4LRA architecture with two 1-bit full adders in
LY2 but in this case one of the replica is fault-free and the other replica have a pm = 33%.
Figure 7.16 depicts the LY3 output transfer function of the 1-bit full adder circuit with
to redundant logic units for both sum and carry outputs, under the assumption of all
CNFETs of one of the replicas have a m-CNT probability of pm = 33%. The multiple-
valued output level of the averaging block is capable of preserving the essential function,
and the correct binary output can be extracted by applying an appropriate decision
threshold, however, at the expense of reduced noise margins.
(a) (b)
(c) (d)
Figure 7.16: Output transfer function generated by the averaging layer of the 1-bit
full adder circuit with 2 redundant units, in which one replica all CNFETs have a
pm = 33% whereas the other one is fault-free : (a) sum output when carry input=‘0’,
(b) sum output when carry input=‘1’, (c) carry output when carry input=‘0’ and, (d)
carry output when carry input=‘1’ .
Chapter 7. Reliability of CNFET Circuits 95
7.4 Summary and Conclusions
In this chapter a complete reliability analysis of CNFET logic circuits in the presence
of metallic CNTs was presented.
M-CNTs are the main challenge of CNT technology from the point of view of reliabili-
ty/yield. The presence of m-CNTs in the transistor not only degrades the performance of
CNFET circuits but also may lead to logic failures (incorrect operation). The techniques
used nowadays to deal with the “metallic problem” such as CNT self-sorting techniques,
selective etching of m-CNTs, and electrical burning of m-CNTs, should be improved and
at the moment, they are not enough. Then, alternative and/or supplementary solutions
to the “metallic CNT problem must be proposed.
Up to now, only one alternative technique called ACCNT have been suggested to improve
the yield of CNFET circuits in the presence of m-CNTs. It is a geometric method
that takes the advantage of correlation between transistors to create CNFETs that are
tolerant to m-CNTs. In this Chapter, we present other possible solution to the “m-
CNT problem”. We propose and investigate the use of fault-tolerant architectures as a
mechanism to deal with m-CNTs. We focus our work in a particular fault-tolerant system
called four-layer reliable architecture (4LRA) because is has several advantages that
includes: 1) it enables correct circuit operation with a low number of redundant units,
2) it always makes possible correct logic operation if at least one replica works correctly,
and 3) its performance can be improved by using an adaptable decision threshold. For
this purpose, we simulate different logic circuits, a NOR gate and a 1-bit full adder
under different failure scenarios (different pm). Our results show that in case of simple
circuits (NOR gate), a simple threshold decision block could improve its yield. We
note, for example, that the probability of failure of a NOR gate with pm = 33% can be
minimized to 0.03 by applying a threshold voltage decision of 0.23V. If a more complex
circuit is studied, such as a 1-bit full adder, the implementation of the full 4LRA system
is required to enhance its reliability. We propose a method to estimate the optimum
redundancy factor based on the m-CNT probability (or probability of device/replica
failure). We demonstrate that this architecture exhibits a good performance at low
levels of redundancy against different m-CNT probabilities (e.g. for a pm = 5% only
two replicas are required to ensure a probability of correct circuit operation of 95%).
Moreover, our conclusions may orient system designers to maximize the benefits of such
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redundancy system. Finally, the effectiveness and the immunity of the 4LRA system
against the presence of m-CNTs is demonstrated with some simulation examples.
To conclude, just note that both proposed techniques, correlation between CNFETs and
fault-tolerant architectures, could be also used to deal CNT density and m-CNT induced
variations, that is, to deal with open defects that results in stuck-off faults.
Chapter 8
Summary and Final Conclusions
The constant evolution of electronic technology systems has been tied to silicon tech-
nologies for manufacturing since its beginning: since 1959, when the first MOS transistor
was manufactured with dimensions around 50 µm, the technology has been constantly
improving the manufacturing process until the recent presented 14 nm MOS technology,
roughly doubling the device density every two years following Moore’s law. So, the sus-
taining of Moore’s Law requires transistor scaling and the introduction of new materials
and structures in the last years. However, the technology advance is jeopardized by the
physical limitations of the underlying transistors. Predictions indicate that the MOS
device is very close to the device physical and theoretical limits. Therefore, alternative
technologies and materials need to be investigated to keep the technology evolution pace.
One possible alternative technology is carbon nanotube.
This thesis examines important issues related to carbon nanotube transistors manu-
facturing process and aims at providing a complete variability and reliability analysis
of CNFET devices and circuits in the presence of manufacturing imperfections, giving
a realistic view of the challenges that CNT technology faces today and evaluating its
viability as a possible replacement for silicon devices. Furthermore, already proposed
techniques such as CNFET correlation is analyzed as a method to reduce the variabil-
ity of CNFET circuits and new alternative methods like fault-tolerant architectures are
investigated as an alternative solutions to enhance the yield of CNFET circuits.
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8.1 Variability and Reliability of CNFET Devices and Cir-
cuits
This thesis presents a wide overview of variability and reliability issues of CNFET devices
and circuits, and solutions which have been proposed.
In the first place, CNFET manufacturing imperfections and challenges, related CNT-
specific variations, as well as results of the latest research in CNT technology have been
introduced and investigated. We have proposed a methodology that based on Monte
Carlo simulations, an homogeneous CNFET HSPICE model, and Matlab Scripts, is
able to estimate the variability of multi-channel CNFETs in the presence of doping
variations, alignment (channel length) variations, diameter and oxide thickness-related
variations, m-CNT count induced variations and CNT density variations. Results ob-
tained from Monte Carlo simulations proved that drive current and ON-OFF current
ratio parameters are highly affected by CNT-specific variations, being m-CNT induced
count variations and CNT density variations the most prominent sources of their fluctu-
ation. The proposed methodology is also good to analyze the reliability/yield of CNFET
devices, that is, to evaluate the probability of functional transistors and non-functional
transistors because of the appearance of open and shorts defects caused by CNT count
variations (CNT density variations + m-CNT induced variations) and the presence of
m-CNTs, respectively. Based on previous analytical models for CNFET failure, we sub-
sequently presented a CNFET failure model that includes both open and short defects
and is acceptable for no m-CNTs removal as well as when an ideal or non-ideal m-CNT
removal is assumed. It demonstrates that the presence of m-CNTs is the most impor-
tant issue of CNFET devices from the point of view of reliability because they results
in higher probability of device failure (probability of short) than CNT density or count
variations (probability of open) and they are not only cause of short defects but also
may be cause of open defects when they are removed.
In the second place, we have also analyzed the impact of CNT-specific variations on
CNFET circuits performance by induced equivalent threshold voltage fluctuations. Im-
portant metrics of logic circuits, such as delay of an inverter (chain), figure of merit
of logic speed, and noise margin of a two cross-coupled inverters, figure of merit of ro-
bustness, have been analyzed under different design styles, correlated vs. uncorrelated.
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Monte Carlo simulations have proved that delay propagation shows a higher variability
levels than noise margin because its strong dependence on drive current. Furthermore,
the variability of both metrics can be mitigated using correlation between transistors.
We have also investigated the variability of a 6T SRAM cell that has been implemented
using different CMOS technology nodes (32nm, 22nm and 16nm) under different vari-
ability scenarios and CNFET technology for different temperatures. The simulation
analysis has demonstrated that even for the current CNFET manufacturing imperfec-
tions, the variability level in CNFET cell is comparable with that of Si-MOS cells in the
most favorable scenario (moderated). Furthermore, CNFET SRAM cell shows better
tolerance against temperature changes and a better robustness against possible faults
resulting from variations than MOSFET SRAM cells.
Finally, we focused on the “m-CNT problem” in CNFET logic circuits. We have pro-
posed the use of fault-tolerant architectures to deal with the low reliability/yield of
CNFET circuits in the presence of m-CNTs. We have used a particular fault-tolerant
system, the 4LRA system, and we have provided a design circuit guide which could allow
the designers to specify an operating circuit point in terms of different parameters such
as redundancy factor and circuit yield.
8.2 Thesis Contributions
The main contributions of this thesis can be summarized as follows:
• A methodology for multi-channel CNFET variability estimation has been pre-
sented, for the first time, to analyze the effect of the main CNT-specific variations.
This method uses distributions based on experimental results and can be easily
utilized for device-level performance evaluation.
• The CNFET device failure models proposed in previous works have been extended
to different m-CNT removal scenarios, that includes: 1) no m-CNT removal, 2)
ideal m-CNT removal and, 3) non-ideal m-CNT removal.
• A methodology to evaluate the variability of CNFET circuits in the presence of
CNT doping, alignment and diameter variations, and CNT density and m-CNT
induced count variations when all m-CNTs are eliminated have been presented.
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It allows to analyze the impact of these variations on different CNFET circuit
parameters such as noise margins and delay.
• Different design styles with different degrees of CNT correlation have been explored
as a technique to reduce CNFET circuits variability.
• A comparative variability analysis of a CNFET 6T SRAM cell affected by CNT-
specific variations and a MOSFET 6T SRAM cell affected by process variations
has been presented. Their write and read time delays have been evaluated under
different variability scenarios and different temperatures.
• The use of fault-tolerant techniques as a mechanism to deal with m-CNTs, the
main cause of device and circuit failure, has been proposed. The application of
the four-layer reliable architecture, 4LRA, to CNFET circuits with m-CNTs has
been explored. Furthermore, a method to estimate the optimum redundancy factor
based on the m-CNT probability (or probability of device/replica failure) has been
presented.
8.3 Future work
In the following list, we summarize some interesting ideas that we wish to expand upon
in the future:
• Further developing of our CNFET variability estimation methodology that in-
cludes other CNFET manufacturing imperfections such as the presence of Schot-
tky barriers between the CNT and the metal (Schottky barrier CNFETs) and the
electrostatic doping of the channel due to environmental interactions.
• Extending the analysis of CNFET circuits variability to a non-ideal m-CNT sce-
nario. To explore which is the optimal number of CNTs per device (optimal CNT
density) that given a pm and a pmR 6= 1 and psR = 0 or psR 6= 0 still ensures correct
circuit operation and investigate the related noise margin and delay variations.
• Analyzing the application of the 4LRA not only to the presence of stuck-on faults
because of m-CNTs but also to the presence of stuck-off faults because of CNT
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density and/or m-CNT induced variations. And investigating other 4LRA config-
urations that may include: 1) usage of different circuit design styles, each resisting
some classes of faults in a better way (e.g., CMOS in replica 1, current steering
logic in replica 2, and STSCL in replica 3); 2) the use of different number of tran-
sistors or transistor sizes in each replica, assuming that the voter cancels incurring
different delays; 3) geometric mixing of the replicas; and 4) dynamic adaptation of
weights (in our work faults are geometrically distributed in a balanced way, and
the circuits are all identical, then weights should also be identical).

Appendix A
Publications Related to this
Thesis
Below we present a list of publications resulting from work in this thesis.
A.1 Journal papers
• C. Garc´ıa, and A. Rubio,“New Electronic System Design Paradigms in the Tech-
nology of the year 2020,” International Journal of the Society of Materials Engi-
neering for Resources, 2009.
A.2 Chapters in books
• C.G. Almude´ver, and A. Rubio,“Impact of Carbon Nanotube Growth Process
Imperfections on CNFET Performance,” 2nd edition of the Dekker Encyclopedia
of Nanoscience and Nanotechnology, October 2012.
A.3 Conference papers
• C. Garc´ıa, and A. Rubio,“Manufacturing Variability Analysis in Carbon Nan-
otube Technology: a comparison with bulk CMOS in 6T SRAM scenario,” in
103
Appendix A. Publications related to this thesis 104
Proc. IEEE 14th International Symposium on Design and Diagnostics of Elec-
tronic Circuit and Systems (DDECS), pp.249-254, Cottbus, Germany, April 2011.
• C.G. Almude´ver, and A. Rubio,“Device variability analysis in carbon nan-
otube technology,” in European workshop on CMOS variability (VARI), Grenoble,
France, June 2011.
• C.G. Almude´ver, and A. Rubio,“A Comparative Variability Analysis for CMOS
and CNFET 6T SRAM cells,” in Proc. IEEE 54th International Midwest Sympo-
sium on Circuits and Systems (MWSCAS), pp. 1-4, Seoul, Korea, August 2011.
• C.G. Almude´ver, and A. Rubio,“Carbon nanotube growth process-related vari-
ability in CNFETs,” in Proc. 11th IEEE Conference on Nanotechnology (IEEE-
NANO), pp. 1084-1087, Portland, USA, August 2011.
• C.G. Almude´ver, and A. Rubio,“Variability and Reliability Analysis of CNFET
in the presence of Carbon Nanotube Density Fluctuations,” in Proc. International
Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), pp.
124-129, Warsaw, Poland, May 2012.
• C.G. Almude´ver, I. Mart´ın-Ferna´ndez, M. Sansa, E. Lora-Tamayo, P. Godignon,
A. Rubio, and F. Pe´rez-Murano,“Variability Analysis of Carbon Nanotube Field
Effect Transistors,” in 38th International Conference on Micro and Nano Engi-
neering (MNE), Toulouse, France, September 2012.
• C.G. Almude´ver, and A. Rubio,“Impact of manufacturing imperfections on CN-
FET performance,” in Intel Ireland Research Conference (IIRC), Dublin, Ireland,
November 2013.
A.4 Deliverables of TRAMS project
• Deliverable D1.2. PDK for sub 16 nm CNT transistors including statistical vari-
ability and reliability.
• Deliverable D3.6. Report of the effect of environmental and process parameters
on the variability of memory cells and systems.
Appendix B
Other Publications
Below we present a list of publications resulting from work in collaboration with the
members of Reliability of Electron Device and Circuits (REDEC) Group of Universitat
Auto`noma de Barcelona and with other HIPIC group members.
B.1 Journal papers
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Impact of
FinFET technology introduction in the 3T1D-DRAM memory cell,” IEEE Trans.
on Device and Materials Reliability, vol.13, no. 1, pp. 287-292, 2013.
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Variability
mitigation mechanisms in scaled 3T1D DRAM memories to 22nm and beyond,”
IEEE Trans. on Device and Materials Reliability, vol.13, no. 1, pp. 103-109, 2013.
• E. Amat, E. Amatlle´, S. Go´mez, N. Aymerich, C.G. Almude´ver, F. Moll, and
A. Rubio,“Systematic and random variability analysis of two different 6T-SRAM
layout topologies,” Microelectronics Journal, vol.44, no. 9, pp. 787-793, 2013.
• E. Amat, A. Calomarde, C.G. Almude´ver, N. Aymerich, R. Canal, and A.
Rubio,“Impact of FinFETs and III-V/Ge technology on logic and memory cell
behavior,” IEEE Trans. on Device and Materials Reliability, vol. 14, no.1, pp.
344-350, 2014.
105
Appendix A. publications 106
• J. Martin-Martinez, C.G. Almude´ver, A. Crespo-Yepes, R. Rodriguez, M. Nafria,
and A. Rubio,“A shapeshifting evolvable hardware mechanism based on recon-
figurable memFETs crossbar architecture,” Microelectronics Reliability, available
online 5 May 2014.
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Suitability of
the FinFET 3T1D cell beyond 10nm,” IEEE Trans. on Nanotechnology, accepted.
B.2 Conference papers
• C. Garc´ıa, and A. Rubio,“Electronic Design under New Alternatives to Solid-
State Semiconductors,” in Proc. International Conference on Materials and Reli-
ability (ICMR), Akita, Japan, October 2009.
• C. Garc´ıa, F. Moll, and A. Rubio,“Design of boolean functions and memory units
based on Resistive Switching Devices,” in Conference on Design of Circuits and
Integrated Systems (DCIS), Lanzarote, Spain, November 2010.
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Strain Rele-
vance on the Improvement of the 3T1D Cell Performance,” in Proc. International
Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), pp.
120-123, Warsaw, Poland, May 2012.
• C.G. Almude´ver, J. Martin-Martinez, A. Crespo-Yepes, R. Rodriguez, M. Nafria,
and A. Rubio,“Shape-Shifting Digital Hardware Concept: Towards a New Com-
puting System,” in Proc. NASA/ESA Conference on Adaptive Hardware and
Systems (AHS), pp. 167-173, Nuremberg, Germany, June, 2012.
• J. Martin-Martinez, C.G. Almude´ver, A. Crespo-Yepes, R. Rodriguez, M. Nafria,
X. Aymerich, and A. Rubio,“memFET: a new multi-purpose resistive switching
device,” in 17th Workshop on Dielectrics in Microelectronics (WoDiM), Dresden,
Germany, June 2012.
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Impact of
bulk/SOI 10nm FinFETs on 3T1D-DRAM cell performance,” in Proc. IEEE In-
ternational Conference on Solid-State and Integrated Circuits (ICSICT), pp.1-3,
Xian, China, October 2012.
Appendix A. publications 107
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Mitigation
strategies of the variability in 3T1D cell memories scaled beyond 22nm,” in Con-
ference on Design of Circuits and Integrated Systems (DCIS), Avignon, France,
November 2012.
• J. Martin-Martinez, C.G. Almude´ver, A. Crespo-Yepes, R. Rodriguez, M. Nafria,
X. Aymerich, and A. Rubio,“memFET: from Gate Dielectric Breakdown to System
Reconfigurability,” in Proc. IEEE International Reliability Physics Symposium
(IRPS), Monterey, CA, USA, April 2013.
• E. Amat, C.G. Almude´ver, N. Aymerich, R. Canal, and A. Rubio,“Variability
Robustness Enhancement for 7nm FinFET 3T1D-DRAM Cells,” in Proc. IEEE
56th International Midwest Symposium on Circuits and Systems (MWSCAS),
Columbus, OH, USA, August 2013.
• E. Amat, A. Calomarde, C.G. Almude´ver, N. Aymerich, R. Canal, and A.
Rubio,“Impact of FinFETs and III-V/Ge technology on 3T1D cell behavior,” in
Intel Ireland Research Conference (IIRC), Dublin, Ireland, November 2013.
• E. Amat, A. Calomarde, C.G. Almude´ver, N. Aymerich, R. Canal, and A.
Rubio,“FinFET introduction in 3T1D-DRAM cells,” in Conference on Design of
Circuits and Integrated Systems (DCIS), Donosti, Spain, November 2013.

Bibliography
[1] G. E. Moore. Cramming more components onto integrated circuits. Electronics
Magazine, 38(8), April 1965.
[2] International Technology Roadmap for Semiconductors. URL http://public.itrs.
net/.
[3] W. Shockley. The path to the conception of the junction transistor. IEEE Trans.
on Electron Devices, 23(7):597–620, July 1976.
[4] G. E. Moore. The role of Fairchild in silicon technology in the early days of “Silicon
Valley”. Proceedings of IEEE, 86(1):53–62, January 1998.
[5] R. G. Arns. The other transistor: early history of the metal-oxide semiconductor
field-effect transistor. Engineering Science and Education Journal, 7(5):233–240,
October 1998.
[6] H. Iwai. Roadmap for 22 nm and beyond. Microelectronic Engineering Journal, 86
(7-9):1520–1528, September 2009.
[7] K. J. Kuhn. Technology options for 22nm and beyond. International Workshop on
Junction Technology (IWJT), May 2010.
[8] J. A. Hutchby, G. I. Bourianoff, V. V. Zhirnov, and J. E. Brewer. Extending the road
beyond CMOS. IEEE Circuits and Devices Magazine, 18(2):28–41, March 2002.
[9] T. Skotnicki, J. A. Hutchby, Tsu-Jae King, and H. -S.P. Wong. The end of CMOS
scaling: toward the introduction of new materials and structural changes to improve
MOSFET performance. IEEE Circuits and Devices Magazine, 21(1):16–26, February
2005.
109
Bibliography 110
[10] D. -H. Kim et al. 50-nm E-mode In0.7Ga0.3As PHEMTs on 100-mm InP substrate
with fmax > 1THz. IEEE Int. Electron Devices Meeting (IEDM), 692–695, 2010.
[11] D. -H. Kim and J. A. del Alamo. 30-nm InAs PHEMTs with fT = 644GHz and
fmax = 681GHz. IEEE Electron Device Letter, 31(8):806–808, August 2010.
[12] A. Leuther et al. 20 nm Metamorphic HEMT with 660 GHz fT . Int. Conference
Indium Phosphide and Related Materials, 1–4, 2011.
[13] J. A. del Alamo Nanometre-scale electronics with III-V compound semiconductors.
Nature, 479:317–323, November 2011.
[14] R. Pillarisetty. Academic and industry research progress in germanium nanodevices.
Nature, 479:324–328, November 2011.
[15] H. Matsubara, T. Sasada, M. Takenaka, and S. Takagi. Evidence of low inter-
face trap density in GeO2/Ge metal-oxide-semiconductor structures fabricated by
thermal oxidation. Apply Physics Letters, 31(3):032104–032104-3, July 2008.
[16] C. H. Lee et al. Ge/GeO2 interface control with high-pressure oxidation for im-
proving electrical characteristics. Apply Physics Express, 2(7):071404, 2009.
[17] D. Kuzum et al. High-Moblity Ge N-MOSFETs and Mobility Degradation Mecha-
nisms. IEEE Electron Device Letter, 58(1):59–66, January 2011.
[18] S. Kabuyanagi, T. Nishimura, K. Nagashio and A. Toriumi. High Electron Mobility
in Germanium Junctionless n-MOSFETs. ECS Trans., 58(9):309–315, 2013.
[19] M. Takenaka, R. Zhang, and S. Takagi. MOS interface engineering for high-mobility
Ge CMOS. IEEE Int. Reliability Physics Symposium, 4C.1.1–4C.1.8, 2013.
[20] C. H. Su et al. Gate-All-Around Junctionless Transistors With Heavily Doped
Polysilicon Nanowire Channels. IEEE Electron Device Letters, 32(4):521–523, April
2011.
[21] J. P. Coligne et al. Nanowire transistors without junctions. Nature Nanotechnology,
5:225–229, February 2010.
[22] R. Coquand et al. Scaling of high-k/metal-gate TriGate SOI nanowire transistors
down to 10 nm width. Solid-State Electronics, 88:32–36, 2013.
Bibliography 111
[23] L. Amaru´, P. E. Gaillardon, and G. de Michelli. Efficient Arithmetic Logic Gates
Using Double-Gate Silicon Nanowire FETs. Int. New Circuits and Systems Confer-
ence (NEWCAS), 1–4, 2013.
[24] K. Tomioka, M. Yoshimura, and T. Fukui. A IIIV nanowire channel on silicon for
high-performance vertical transistors. Nature, 488(7410):189–192, August 2012.
[25] J. W. Sleight et al. Gate-All-Around Silicon Nanowire MOSFETs and Circuits.
Device Research Conference (DRC), 269–272, 2010.
[26] S. Bangsaruntip et al. Gate-all-around Silicon Nanowire 25-Stage CMOS Ring
Oscillators with Diameter Down to 3 nm. Symposium on VLSI Technology (VLSIT),
21–21, 2010.
[27] A. Heinzig, S. Slesazeck, F. Kreupl, T. Mikolajick and W M. Weber. Reconfigurable
Silicon Nanowire Transistors. Nano Letters, 12(1):119–124, November 2011.
[28] H. Yan et al. Programmable nanowire circuits for nanoprocessors. Nature, 470
(7333):240–244, February 2011.
[29] Y. Liu et al. Design Optimization for Digital Circuits Built With Gate-All-Around
Silicon Nanowire Transistors. IEEE Trans. on Electron devices, 59(7):1844–1850,
July 2012.
[30] A. Hellemans. Ring around the nanowire [news]. IEEE Spectrum, 50(5):14–16, May
2013.
[31] L. Jiao, L. Zhang, X. Wang, G. Diankov, and H. Dai. Narrow graphene nanoribbons
from carbon nanotubes. Nature, 458:877–880, February 2009.
[32] D. V. Kosynkin et al. Longitudinal unzipping of carbon nanotubes to form graphene
nanoribbons. Nature, 458:872–876, February 2009.
[33] J. Cai et al. precise bottom-up fabrication of graphene nanoribbons. Nature, 466:
470–473, July 2010.
[34] T. H. Vo et al. Large-scale solution synthesis of narrow graphene nanoribbons.
Nature Communications, 5(3189), February 2014.
[35] R. Grassi et al. Tight-binding and effective mass modeling of armchair graphene
nanoribbon FETs. Solid-state electronics, 53(4):462–467, April 2009.
Bibliography 112
[36] X. Li, X. Wang, Li Zhang, S. Lee, and H. Dai. Chemically Derived, Ultrasmooth
Graphene Nanoribbon Semiconductors. Science, 319:1229, January 2008.
[37] Y. Ouyang, Y. Yoon, and J. Guo. Scaling Behaviors of Graphene Nanoribbon
FETs: A Three-Dimensional Quantum Simulation Study. IEEE Trans. on Electron
Devices, 54(9):2223–2231, September 2007.
[38] X. Liang, and S. Wi. Transport Characteristics of Multichannel Transistors Made
from Densely Aligned Sub-10 nm Half-Pitch Graphene Nanoribbons. ACS Nano, 6
(11):9700–9710, 2012.
[39] M. Son et al. Sub-10 nm Graphene Nanoribbon Array Field-Effect Transistors
Fabricated by Block Copolymer Lithography. Advanced Materials, 25(34):4723–4728,
September 2013.
[40] M. R. Choudhury, Y. Yoon, J. Guo, and K. Mohanram. Graphene Nanoribbon
FETs: Technology Exploration for Performance and Reliability. IEEE Trans. on
Nanotechnology, 10(4):727–736, July 2011.
[41] R. Sordan, and A. C Ferrari. Gigahertz Multi-Transistor Graphene Integrated Cir-
cuits. Technical Digest-International Electron Devices Meeting (IEDM), 1–1, 2013.
[42] J. Zheng et al. precise bottom-up fabrication of graphene nanoribbons. Nature, 3
(1314), February 2013.
[43] N. Patil, J. Deng, S. Mitra, and H -S.P. Wong. Circuit-Level Performance Bench-
marking and Scalability Analysis of Carbon Nanotube Transistor Circuits. IEEE
Trans. on Nanotechnology, 8(1):37–45, January 2009.
[44] A. D. Franklin et al. Sub-10 nm Carbon Nanotube Transistor. Nano Letters, 12
(2):758–762, January 2012.
[45] A. D. Franklin et al. Carbon Nanotube Complementary Wrap-Gate Transistors.
Nano Letters,13(6):2490–2495, May 2013.
[46] L. Ding et al. Carbon nanotube based ultra-low voltage integrated circuits: Scaling
down to 0.4 V. Apply Physics Letters, 100(26):263116–263116-5, June 2012.
[47] B. Kim et al. Low voltage, high performance inkjet printed carbon nanotube tran-
sistors with solution processed ZrO2 gate insulator. Apply Physics Letters, 103(8):
082119–082119-4, 2013.
Bibliography 113
[48] M. M. Shulaker et al. Carbon nanotube computer. Nature, 501(7468):526–530,
September 2013.
[49] H. Li, W. Liu, A. M. Cassell, F. Kreupl, and K. Banerjee. Low-resistivity long-length
horizontal carbon nanotube bundles for interconnect applications. Part I: Process
development. IEEE Trans. on Electron devices, 60(9):2862–2869, September 2013.
[50] H. Li, W. Liu, A. M. Cassell, F. Kreupl, and K. Banerjee. Low-resistivity long-
length horizontal carbon nanotube bundles for interconnect applications. Part II:
Characterization. IEEE Trans. on Electron devices, 60(9):2870–2876, September
2013.
[51] T. Durkop, S. A. Getty, E. Cobas, and M.S.. Fuhrer. Extraordinary mobility in
semiconducting carbon nanotubes. Nano Letters,4(1):35–39, May 2004.
[52] A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. Dai. Ballistic carbon nanotube
field-effect transistors. Nature, 424(6949):654–657, August 2003.
[53] S. Tans, A. Verschueren and C. Dekker. Room-temperature transistor based on a
single carbon nanotube. Nature, 49(393):49–52, May1998.
[54] V. Derycke, R. Martel, J. Appenzeller and Ph. Avouris. Carbon Nanotube Inter-
and Intramolecular Logic Gates. Nano Letters, 1(9):453–456, 2001.
[55] A. Bachtold, P. Hadley, T. Nakanishi and C. Dekker. Logic circuits with carbon
nanotube transistors. Science, 294(5545):1317–1320, November 2001.
[56] S. J. Wind, J. Appenzeller, R. Martel, V. Derycke and Ph. Avouris. Vertical scaling
of carbon nanotube field-effect transistors using top gate electrodes. Applied Physics
Letters, 80(20):3817, May 2002.
[57] S. J. Wind, J. Appenzeller, R. Martel, V. Derycke and P. Avouris. Fabrication and
electrical characterization of top gate single-wall nanotube field-effect transistors.
Journal of Vacuum Science Technology B, 20(6):2798, December 2002.
[58] Z. Chen et al. An Integrated Logic Circuit Assembled on a Single Carbon Nanotube.
Science, 311(5768):1735, March 2006.
[59] M. Lundstrom, J. Guo, S. Datta, and M.P. Anantram. Toward multiscale modeling
of carbon nanotube transistors. The International Journal of Multiscale Computer
Engineering, 2(2):257–277, 2004.
Bibliography 114
[60] R. Dutton. TCAD Tools at Stanford University: PISCES. URL http://www-tcad.
stanford.edu/tcad/programs/pisces.html.
[61] The SPICE Page. URL http://bwrcs.eecs.berkeley.edu/Classes/IcBook/
SPICE/.
[62] S. Datta, J. Guo, and M. Lundstrom. A numerical study of scaling issues for
Schottky-barrier carbon nanotube transistors. IEEE Trans. on Electron Devices, 51
(2):172–177, February 2004.
[63] A. Raychowdhury, S. Mukhopadhyay, and K. Roy. A Circuit-Compatible Model
of Ballistic Carbon Nanotube Field-Effect Transistors. IEEE Trans. on Computer-
Aided Design of Integrated Circuits and Systems, 23(10):1411–1420, October 2004.
[64] S. Sinha, A. Balijepalli, and Y. Cao. Compact Model of Carbon Nanotube Transis-
tor and Interconnect. IEEE Trans. on Electron Devices, 56(10):2232–2242, October
2009.
[65] M. Najari,S. Fregone`se, N. Masmoudi, and T. Zimmer. Schottky Barrier Carbon
Nanotube Transistor: Compact Modeling, Scaling Study, and Circuit Design Appli-
cations. IEEE Trans. on Electron Devices, 58(1):195–205, January 2011.
[66] J. Deng and H. -S. P. Wong. Modeling and Analysis of Planar-Gate Electrostatic
Capacitance of 1-D FET With Multiple Cylindrical Conducting Channels. IEEE
Trans. on Electron Devices, 54(9):2377–2385, September 2007.
[67] J. Deng and H. -S. P. Wong. A compact SPICE model for carbon-nanotube field-
effect transistors including nonidealities and its application Part I: Model of the
intrinsic channel region. IEEE Trans. on Electron Devices, 54(12):3186–3194, De-
cember 2007.
[68] J. Deng and H. -S. P. Wong. A compact SPICE model for carbon-nanotube field-
effect transistors including nonidealities and its applicationPart II: Full device model
and circuit performance benchmarking. IEEE Trans. on Electron Devices, 54(12):
3195–3205, December 2007.
[69] (2008) The Stanford University CNFET model website. [Online]. Available:
http://nano.stanford.edu/model.php?id=23.
Bibliography 115
[70] C. G. Almudever, and A. Rubio Carbon nanotube growth process-related variability
in CNFETs. Proc. of IEEE Conference on Nanotechnology (IEEE-NANO), 1084–
1087, 2011.
[71] A. Raychowdhury et al. Variation Tolerance in a Multichannel Carbon-Nanotube
Transistor for High-Speed Digital Circuits. IEEE Trans. on Electron Devices, 56(3):
383–392, March 2009.
[72] B. Paul et al. Impact of a Process Variation on Nanowire and Nanotube Device
Performance. IEEE Trans. on Electron Devices, 54(9):2369–2376, September 2007.
[73] N. Patil et al. Wafer-scale growth and transfer of aligned single-walled carbon
nanotubes. IEEE Trans. on Nanotechnology, 8(4):498–504, July 2009.
[74] N. Patil, A. Lin, E. R. Myers, H. -S.P. Wong, and S. Mitra. Integrated Wafer-scale
Growth and Transfer of Directional Carbon Nanotubes and Misaligned- Carbon-
Nanotube-Immune Logic Structures. Proc. of Symposium on VLSI Technology, 205–
206, 2008.
[75] J. Zhang, N. P. Patil, A. Hazeghi, H. -S.P.Wong, and S.Mitra. Characterization
and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations.
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 30(8):
1103–1113, August 2011.
[76] C. G. Almudever, and A. Rubio. Variability and Reliability Analysis of CNFET
in the Presence of Carbon Nanotube Density Fluctuations. Proc. of Conference on
Mixed Design of Integrated Circuits and Systems (MIXDES), 124–129, 2012.
[77] S. W. Wong, T. Banks, and J. -A. Rogers. Improved density in aligned arrays of
single-walled carbon nanotubes by sequential chemical vapor deposition on quartz.
Advanced Materials, 22(45):1826–1830, April 2010.
[78] M. M. Shulaker at el. Linear Increases in Carbon Nanotube Density Through
Multiple Transfer Technique. Nano Letters, 11(5):1881–1881, April 2011.
[79] L. Qu, D. Feng, and L. Dai. Preferential Syntheses of Semiconducting Vertically
Aligned Single-Walled Carbon Nanotubes for Direct Use in FETs. Nano Letters, 8
(9):2682–2687, July 2008.
Bibliography 116
[80] T. Mizutani, H. Ohnaka, Y. Okigawa, S. Kishimoto, and Y. Ohno. A study of
preferential growth of carbon nanotubes with semiconducting behavior grown by
plasma-enhanced chemical vapor deposition. Journal of Applied Physics, 106(7):
073705–073705-5, October 2009.
[81] M. LeMieux et al. Self-sorted, aligned nanotube networks for thin-film transistors.
Science, 321(5885):101-104, July 2008.
[82] P. Collins, S. Arnold, and P. Avouris. Engineering carbon nanotubes and nanotube
circuits using electrical breakdown. Science, 292(5517):706-709, April 2001.
[83] G. Zhang et al. Selective etching of metallic carbon nanotubes by gas-phase reaction.
Science, 314(5801):974–977, November 2006.
[84] H. Wei at al. Efficient Metallic Carbon Nanotube Removal Readily Scalable to
Wafer-Level VLSI CNFET Circuits. Proc. of Symposium on VLSI Technology, 237–
238, 2010.
[85] S. H. Jin et al. Using nanoscale thermocapillary flows to create arrays of purely
semiconducting single-walled carbon nanotubes. Nature Nanotechnology, 8:347-355,
April 2013.
[86] A. Lin, N. Patil, H. Wei, S. Mitra, and H. -S.P.Wong. ACCNT–A Metallic-CNT-
Tolerant Design Methodology for Carbon-Nanotube VLSI: Concepts and Experimen-
tal Demonstration. IEEE Trans. on Electron Devices, 56(12):2969–2978, December
2009.
[87] A. Lin, J. Zhang, N. Patil, H. Wei, S. Mitra, and H. -S.P.Wong. ACCNT: A Metallic-
CNT-Tolerant Design Methodology for Carbon Nanotube VLSI: Analyses and Design
Guidelines. IEEE Trans. on Electron Devices, 57(9):2284–2295, September 2010.
[88] Q. Cao, S. -J. Han, G. S. Tulevski, A. D. Franklin, and W. Haensch. Evaluation
of Field-Effect Mobility and Contact Resistance of Transistors That Use Solution-
Processed Single-Walled Carbon Nanotubes. ACS Nano, 6(7):6471–6477, June 2012.
[89] Q. Cao et al. Arrays of single-walled carbon nanotubes with full surface coverage
for high-performance electronics. Nature Nanotechnology, 8:180-186, January 2013.
[90] D. Shahrjerdi et al. High-Performance Air-Stable n-Type Carbon Nanotube Tran-
sistors with Erbium Contacts. ACS Nano, 7(9):8303–8308, September 2013.
Bibliography 117
[91] H. Wei, H. -Y. Chen, L. Liyanage, H. S. Wong, and S. Mitra. Air-Stable Technique
for Fabricating n-Type Carbon Nanotube FETs. Proc. of International Electron
Device Meeting (IEDM), 23.2.1–23.2.4, 2011.
[92] Y. Chai et al. Low-Resistance Electrical Contact to Carbon Nanotubes With
Graphitic Interfacial Layer. IEEE Trans. on Electron Devices, 59(1):12–19, January
2012.
[93] Z. Chen, J. Appenzeller, J. Knoch, Y. -Ming. Lin and P. Avouris. The role of metal-
nanotube contact in the performance of carbon nanotube field-effect transistors.
Nano Letters, 5(7):1497–1502, June 2005.
[94] S. Borkar, A. Keshavarzi, J. Kurtin, and K. De Vivek. Statistical circuit design
with carbon nanotubes. United States Patent Application 2007015506.
[95] N. Patil, J. Deng, S. Mitra, and H. -S.P.Wong. Circuit-Level Performance Bench-
marking and Scalability Analysis of Carbon Nanotube Transistor Circuits. IEEE
Trans. on Nanotechnology, 8(1):37–45, January 2009.
[96] J. Zhang, N. Patil, H. -S.P.Wong, and S. Mitra. Overcoming Carbon Nanotube Vari-
ations through Co-optimized Technology and Circuit Design. International Electron
Devices Meeting (IEDM), 4.6.1–4.6.4, 2011.
[97] S. Sharifzadeh, J.R. Koehler, A.B. Owen, and J.D. Shott. Using simulators to
model transmitted variability in IC manufacturing. IEEE Trans. on Semiconductor
Manufacturing, 2(3):82–93, August 1989.
[98] J. Zhang, N. Patil, and S. Mitra. Probabilistic analysis and design of metallic-
carbon-nanotube-tolerant digital logic circuits. IEEE Trans. on Computer-Aided
Design of Integrated Circuits and Systems, 28(9):1307–1320, September 2009.
[99] P. Zarkesh-Ha, and A. -A.M. Sashi. Stochastic Analysis and Design Guidelines for
CNFETs in Gigascale Integrated Systems. IEEE Trans. on Electron Devices, 58(2):
530–539, February 2011.
[100] B. Ghavami, M. Raji, H. Pedram, and M. Pedram. Statistical Functional Yield
Estimation and Enhancement of CNFET-Based VLSI Circuits. IEEE Trans. on Very
Large Scale Integration (VLSI) Systems, 21(4):887–900, May 2013.
Bibliography 118
[101] J. Zhang et al. Carbon Nanotube Correlation: Promising Opportunity for CNFET
Circuit Yield Enhancement. Proc. of Design Automation Conference (DAC), 889–
892, 2010.
[102] L. Wei, D.J. Frank, L. Chang, and H. -S.P.Wong. A Non-iterative Compact Model
for Carbon Nanotube FETs Incorporating Source Exhaustion Effects. International
Electron Devices Meeting (IEDM), 1–4, 2009.
[103] A. Arabi, M. Sashi, and P. Zarkesh-Ha. Prediction of gate delay variations for
CNFET under CNT density variation. IEEE International Symposium on Defect
and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 140–145, 2012.
[104] C.F. Hill. Definitions of noise margin in logic systems. Mullard Tech. Commun,
(89):239–245, September 1967.
[105] A. Asenov. Random dopant induced threshold voltage lowering and fluctuations in
sub-0.1 MOSFET’s: A 3-D“atomistic” simulation study. IEEE Trans. on Electron
Devices, 45(12):2505–2513, December 1998.
[106] Terascale Reliable Adaptive Memory Sytems Project. TRAMS. URL https://
trams-project.upc.edu/.
[107] PTM models. URL http://ptm.asu.edu/.
[108] J. G. Delgado-Frias, Z. Zhang, and M. A. Turi. Low power SRAM cell design for
FinFET and CNTFET technologies. International Conference on Green Computing,
547–533, 2010.
[109] K.B.K. Teo et al. Carbon nanotube technology for solid state and vacuum elec-
tronics. IEEE Procc. on Circuits, Devices and Systems, 151(5):443–451, October
2004.
[110] J. von Neumann. Probabilistic logics and the synthesis of reliable organisms from
unreliable components. Automata Studies, (34):43–89,1956.
[111] J. Bastos, M. Steyaert, B. Graindourze, and W. Sansen. Matching of MOS tran-
sistors with different layout styles. Proc. of Int. Conference on Microelectronic Test
Structures (ICMTS), 17–18, 1996.
Bibliography 119
[112] W.S. McCulloch and W. Pitts. A logical calculus of the ideas immanent in nervous
activity. Bull. Math. Biophys., (5):115–133,1943.
[113] W.S. McCulloch and W. Pitts. How we know universals: The perception of audi-
tory and visual forms. Bull. Math. Biophys., (9):127–147,1947.
[114] M. Stanisavljevic, A. Schmid, and Y. Leblebici Optimization of the averaging
reliability technique using low redundancy factors for nanoscale technologies. IEEE
Trans. on Nanotechnology, 8(3):379–390, May 2009.
[115] M. Stanisavljevic, A. Schmid, and Y. Leblebici Reliability of Nanoscale Circuits
and Systems. Springer, 2011.
